



ISO7240CF, ISO7240C, ISO7240M ISO7241C, ISO7241M ISO7242C, ISO7242M

SLLS868J-SEPTEMBER 2007-REVISED MARCH 2009

HIGH SPEED QUAD DIGITAL ISOLATORS

FEATURES

www.ti.com

- Selectable Failsafe Output (ISO7240CF)
- 25 and 150-Mbps Signaling Rate Options
 - Low Channel-to-Channel Output Skew; 1 ns Max
 - Low Pulse-Width Distortion (PWD);
 2 ns Max
 - Low Jitter Content; 1 ns Typ at 150 Mbps
- Typical 25-Year Life at Rated Working Voltage (see application note SLLA197 and Figure 17)
- 4000-V_{peak} Isolation, 560-V_{peak} V_{IORM}
 - UL 1577, IEC 60747-5-2 (VDE 0884, Rev 2), IEC 61010-1, IEC 60950-1 and CSA Approved

- 4 kV ESD Protection
- Operate With 3.3-V or 5-V Supplies
- High Electromagnetic Immunity (see application report SLLA181)
- -40°C to 125°C Operating Range

APPLICATIONS

- Industrial Fieldbus
- Computer Peripheral Interface
- Servo Control Interface
- Data Acquisition

DESCRIPTION

The ISO7240, ISO7241 and ISO7242 are quad-channel digital isolators with multiple channel configurations and output enable functions. These devices have logic input and output buffers separated by TI's silicon dioxide (SiO_2) isolation barrier. Used in conjunction with isolated power supplies, these devices block high voltage, isolate grounds, and prevent noise currents from entering the local ground and interfering with or damaging sensitive circuitry.

The ISO7240 has all four channels in the same direction while the ISO7241 has three channels the same direction and one channel in opposition. The ISO7242 has two channels in each direction.

The C option devices have TTL input thresholds and a noise-filter at the input that prevents transient pulses from being passed to the output of the device. The M option devices have CMOS Vcc/2 input thresholds and do not have the input noise-filter or the additional propagation delay.

The ISO7240CF has an input disable function on pin 7, and a selectable high or low failsafe-output function with the CTRL pin (pin 10). The failsafe-output is a logic high when a logic-high is placed on the CTRL pin or it is left unconnected. If a logic-low signal is applied to the CTRL pin, the failsafe-output becomes a logic-low output state. The ISO7240CF input disable function prevents data from being passed across the isolation barrier to the output. When the inputs are disabled, the outputs are set by the CTRL pin.

These devices may be powered from either 3.3-V or 5-V supplies on either side in any 3.3-V / 3.3-V, 5-V / 5-V, 5-V / 3.3-V, or 3.3-V / 5-V combination. Note that the signal input pins are 5-V tolerant regardless of the voltage supply level being used.

These devices are characterized for operation over the ambient temperature range of -40°C to 125°C.

ISO7240CF	ISO7240	ISO7241	ISO7242
V _{CC1} □ 1 ● !! 16 □ V _{CC2}	V _{CC1} □ 1 ● !! 16 □ V _{CC2}	V _{CC1} □ 1 ● !! 16 □ V _{CC2}	V _{CC1} □ 1 ● !! 16 □ V _{CC2}
$GND1 \square 2$ $15 \square GND2$	GND1 □ 2 15 □ GND2	GND1 □ 2 15 □ GND2	GND1 □ 2 15 □ GND2
		IN _A ा 3 - 2 42 - 14 □ OUT _A	IN _A □ 3 - → 14 □ OUT _A
		IN _B □ 4 - → + + - 13 □ OUT _B	IN _B ഥ 4 –≻- ¦} –13 ഥ OUT _B
			OUT _C □= 5 +++++++++++++++++++++++++++++++++
			OUT _D ा 6 - (11 i 11 i 11 i 11 i 11 i 11 i 11 i 1
	NC □ 7	EN ₁ œ 7—┘ ¦ ¦ └──10 ⊨□ EN ₂	EN ₁ œ 7— ↓ ↓ ↓ ↓ EN ₂
GND1 = 8 ;; 9 = GND2	GND1 = 8 9 = GND2	GND1 = 8 i $9 = GND2$	GND1 🖂 8 🦾 9 🖽 GND2

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

ÆΑ

ISO7240CF, ISO7240C, ISO7240M ISO7241C, ISO7241M ISO7242C, ISO7242M

SLLS868J-SEPTEMBER 2007-REVISED MARCH 2009



www.ti.com



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

	Table 1. Devi			
INPUT V _{CC}	OUTPUT V _{CC}	INPUT (IN)	OUTPUT ENABLE (EN)	OUTPUT (OUT)
		Н	H or Open	Н
PU	PU	L	H or Open	L
FU		Х	L	Z
		Open	H or Open	Н
PD	PD PU		H or Open	Н
PD	PU	Х	L	Z

Table 1. Device Function Table ISO724x ⁽¹⁾

(1) PU = Powered Up; PD = Powered Down ; X = Irrelevant; H = High Level; L = Low Level

Table 2. ISO7240CF Function Table

V _{CC1}	V _{CC2}	DATA INPUT (IN)	DISABLE INPUT (DISABLE)	FAILSAFE CONTROL INPUT (CTRL)	DATA OUTPUT (OUT)
PU	PU	Н	L or Open	X	Н
PU	PU	L	L or Open	X	L
Х	PU	Х	Н	H or Open	Н
Х	PU	Х	Н	L	L
PD	PU	Х	Х	H or Open	Н
PD	PU	Х	Х	L	L

AVAILABLE OPTIONS

PRODUCT	SIGNALING RATE	INPUT THRESHOLD	CHANNEL CONFIGURATION	MARKED AS	ORDERING NUMBER ⁽¹⁾
ISO7240CDW	25 Mbps	~1.5 V (TTL)		ISO7240C	ISO7240CDW (rail)
1307240CDW	25 Mbps	(CMOS compatible)		13072400	ISO7240CDWR (reel)
ISO7240CF	25 Mbps	~1.5 V (TTL)	4/0	ISO7240CF	ISO7240CFDW (rail)
1507240CF	25 Mbps	(CMOS compatible)	4/0	1507240CF	ISO7240CFDWR (reel)
ISO7240MDW	150 Mbpo		Ť	ISO7240M	ISO7240MDW (rail)
15072401VIDVV	150 Mbps	Vcc/2 (CMOS)		1507240101	ISO7240MDWR (reel)
10070440014	OF Mikes	~1.5 V (TTL)		10070440	ISO7241CDW (rail)
ISO7241CDW	25 Mbps	(CMOS compatible)	3/1	ISO7241C	ISO7241CDWR (reel)
			3/1	100704414	ISO7241MDW (rail)
ISO7241MDW	150 Mbps	Vcc/2 (CMOS)		ISO7241M	ISO7241MDWR (reel)
10070400014		~1.5 V (TTL)		10070400	ISO7242CDW (rail)
ISO7242CDW	25 Mbps	(CMOS compatible)	0/0	ISO7242C	ISO7242CDWR (reel)
10070401014			2/2	100704014	ISO7242MDW (rail)
ISO7242MDW	150 Mbps	Vcc/2 (CMOS)		ISO7242M	ISO7242MDWR (reel)

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

Product Folder Link(s): IS07240CF, IS07240C IS07240M IS07241C IS07241M IS07242C IS07242M

2

Submit Documentation Feedback



www.ti.com

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

					VALUE	UNIT
V_{CC}	Supply voltage	ge ⁽²⁾ , V _{CC1} , V _{CC2}			-0.5 to 6	V
VI	Voltage at IN	, OUT, EN, DISABLE, CTRL			–0.5 to 6	V
I _O	Output current				±15	mA
	Hum	Human Body Model	JEDEC Standard 22, Test Method A114-C.01		±4	
ESD	Electrostatic discharge	Field-Induced-Charged Device Model	JEDEC Standard 22, Test Method C101	All pins	±1	kV
		Machine Model	ANSI/ESDS5.2-1996		±200	V
TJ	Maximum jur	iction temperature		÷	170	°C

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network ground terminal and are peak voltage values.

RECOMMENDED OPERATING CONDITIONS

			MIN	TYP	MAX	UNIT
V _{CC}	Supply voltage ⁽¹⁾ , V _{CC1} , V _{CC2}		3.15		5.5	V
I _{OH}	High-level output current				4	mA
I _{OL}	Low-level output current		-4			mA
		ISO724xC	40			20
t _{ui}	Input pulse width	ISO724xM	6.67	5		ns
A. (1		ISO724xC	0	30 ⁽²⁾	25	Mbps
1/t _{ui}	Signaling rate	ISO724xM	0	200 ⁽²⁾	150	
VIH	High-level input voltage (IN)	100704-04	0.7 V _{CC}		V _{CC}	V
VIL	Low-level input voltage (IN)	— ISO724xM	0		0.3 V _{CC}	V
VIH	High-level input voltage (IN, DISABLE, CTRL, EN)	100704-0	2		V _{CC}	V
VIL	Low-level input voltage (IN, DISABLE, CTRL, EN)	ISO724xC	0		0.8	V
TJ	Junction temperature			150	°C	
Н	External magnetic field-strength immunity per IEC 610 certification			1000	A/m	

(1) For the 5-V operation, V_{CC1} or V_{CC2} is specified from 4.5 V to 5.5 V. For the 3-V operation, V_{CC1} or V_{CC2} is specified from 3.15 V to 3.6 V.

(2) Typical value at room temperature and well-regulated power supply.



www.ti.com

ELECTRICAL CHARACTERISTICS: V_{CC1} and V_{CC2} at 5-V $^{(1)}$ OPERATION

, over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
SUPPLY	CURRENT					#		
	18072400/14	Quiescent	$V_{I} = V_{CC}$ or 0 V, All channels, no load,		1	3	<u>س</u> ۸	
	ISO7240C/M	25 Mbps	EN ₂ at 3 V		7	10.5	mA	
	ISO7241C/M	Quiescent	$V_{I} = V_{CC}$ or 0 V, All channels, no load,		6.5	11	mA	
I _{CC1}	15072410/101	25 Mbps	EN_1 at 3 V, EN_2 at 3 V		12	18	ША	
	ISO7242C/M	Quiescent	$V_{I} = V_{CC}$ or 0 V, All channels, no load,		10	16	mA	
	15072420/10	25 Mbps	EN ₁ at 3 V, EN ₂ at 3 V		15	24		
	ISO7240C/M	Quiescent	$V_{I} = V_{CC}$ or 0 V, All channels, no load,		15	22	mA	
		25 Mbps	EN ₂ at 3 V		17	25	mA	
	ISO7241C/M	Quiescent	$V_I = V_{CC}$ or 0 V, All channels, no load,		13	20	mA	
I _{CC2}		25 Mbps	EN_1 at 3 V, EN_2 at 3 V		18	28	ША	
	ISO7242C/M	Quiescent	$V_I = V_{CC}$ or 0 V, All channels, no load,		10	16	mA	
	13072420/10	25 Mbps	EN_1 at 3 V, EN_2 at 3 V		15	24		
ELECTR	RICAL CHARACTERISTICS							
I _{OFF}	Sleep mode output current		EN at 0 V, Single channel		0		μA	
V	Lligh lovel output veltage		I _{OH} = -4 mA, See Figure 1	$V_{CC} - 0.8$				
V _{OH}	High-level output voltage		$I_{OH} = -20 \ \mu A$, See Figure 1	V _{CC} – 0.1			V	
V	Low-level output voltage		I _{OL} = 4 mA, See Figure 1			0.4	V	
V _{OL}	Low-level output voltage		$I_{OL} = 20 \ \mu A$, See Figure 1			0.1		
V _{I(HYS)}	Input voltage hysteresis				150		mV	
I _{IH}	High-level input current Low-level input current		IN from 0 V to V _{CC}			10		
I _{IL}				-10			μA	
CI	Input capacitance to groun	d	IN at V_{CC} , $V_{I} = 0.4 \sin (4E6\pi t)$		2		pF	
CMTI	Common-mode transient ir	nmunity	$V_{I} = V_{CC}$ or 0 V, See Figure 5	25	50		kV/μs	

(1) For the 5-V operation, V_{CC1} or V_{CC2} is specified from 4.5 V to 5.5 V. For the 3-V operation, V_{CC1} or V_{CC2} is specified from 3.15 V to 3.6 V.



www.ti.com

SWITCHING CHARACTERISTICS: V_{CC1} and V_{CC2} at 5-V OPERATION

over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
t _{PLH} , t _{PHL}	Propagation delay	18072420		18		42	~~~	
PWD	Pulse-width distortion ⁽¹⁾ t _{PHL} – t _{PLH}	ISO724xC	See Figure 1			2.5	ns	
t _{PLH} , t _{PHL}	Propagation delay	ISO724xM	- See Figure 1	10		23	~~~	
PWD	Pulse-width distortion ⁽¹⁾ t _{PHL} – t _{PLH}	150724xivi			1	2	ns	
	Part-to-part skew ⁽²⁾	ISO724xC				8	ns	
t _{sk(pp)}	Part-to-part skew	ISO724xM			0	3		
	Channel-to-channel output skew (3)	ISO724xC				2		
t _{sk(o)}	ISO724xM			0	1	ns		
t _r	Output signal rise time			2				
t _f	Output signal fall time		See Figure 1		2		ns	
t _{PHZ}	Propagation delay, high-level-to-high-impe	dance output			15	20		
t _{PZH}	Propagation delay, high-impedance-to-high	n-level output			15	20		
t _{PLZ}	Propagation delay, low-level-to-high-imped	lance output	- See Figure 2		15	20	ns	
t _{PZL}	Propagation delay, high-impedance-to-low	-level output	-		15	20		
t _{fs}	Failsafe output delay time from input power loss		See Figure 3		12		μs	
t _{wake}	Wake time from input disable		See Figure 4		15		μs	
t _{jit(pp)}	Peak-to-peak eye-pattern jitter	ISO724xM	150 Mbps NRZ data input, Same polarity input on all channels, See Figure 6		1		ns	

(1) Also referred to as pulse skew.

(2) t_{sk(pp)} is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.

(3) t_{sk(o)} is the skew between specified outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical specified loads.



www.ti.com

ELECTRICAL CHARACTERISTICS: V_{CC1} at 5-V, V_{CC2} at 3.3-V $^{(1)}$ OPERATION

over recommended operating conditions (unless otherwise noted)

	PARAMETE	ER	TEST CONDIT	IONS	MIN	TYP	MAX	UNIT
SUPPL	Y CURRENT							
	10070400/14	Quiescent				1	3	
	ISO7240C/M	25 Mbps	- V _I = V _{CC} or 0 V, All channels, no load, EN ₂ at 3 V			7	10.5	mA
	ISO7241C/M	Quiescent	$V_{I} = V_{CC}$ or 0 V, All channels, n	lo load, EN₁ at 3 V,		6.5	11	A
I _{CC1}	1507241C/M	25 Mbps	EN ₂ at 3 V	•		12	18	mA
	16072420/14	Quiescent	$V_{I} = V_{CC}$ or 0 V, All channels, n	lo load, EN₁ at 3 V,		10	16	
	ISO7242C/M	25 Mbps	EN ₂ at 3 V	-		15	24	mA
	ISO7240C/M Quiesce					9.5	15	
	1307240C/M	25 Mbps	$-V_{I} = V_{CC}$ or 0 V, All channels, n	10 10au, Eng at 5 V		10.5	17	mA
	ISO7241C/M	Quiescent	$V_1 = V_{CC}$ or 0 V, All channels, no load, EN ₁ at 3 V, EN ₂ at 3 V			8	13	mA
I _{CC2}	1307241C/M	25 Mbps				11.5	18	
	ISO7242C/M	Quiescent	$V_{I} = V_{CC}$ or 0 V, All channels, no load, EN ₁ at 3 V,			6	10	mA
	1307242C/M	25 Mbps	EN ₂ at 3 V		9	14	110 \	
ELECT	RICAL CHARACTE	ERISTICS						
I _{OFF}	Sleep mode outp	ut current	EN at 0 V, Single channel			0		μA
				ISO7240	$V_{CC} - 0.4$			
V _{OH}	High-level output	voltage	I _{OH} = -4 mA, See Figure 1	ISO724x (5-V side)	V _{CC} - 0.8			V
			$I_{OH} = -20 \ \mu A$, See Figure 1		V _{CC} – 0.1			
V	Low-level output	voltogo	I _{OL} = 4 mA, See Figure 1				0.4	V
V _{OL}		vollage	I_{OL} = 20 μ A, See Figure 1				0.1	v
V _{I(HYS)}	Input voltage hys	teresis				150		mV
I _{IH}	High-level input o	current	IN from 0. V to V =				10	
I _{IL}	Low-level input c	urrent	IN from 0 V to V _{CC}		-10			μA
CI	Input capacitance	e to ground	IN at V_{CC} , $V_I = 0.4 \sin (4E6\pi t)$			2		pF
CMTI	Common-mode to immunity	ransient	$V_I = V_{CC}$ or 0 V, See Figure 5		25	50		kV/μs

 $\begin{array}{ll} \mbox{(1)} & \mbox{For the 5-V operation, V}_{CC1} \mbox{ or V}_{CC2} \mbox{ is specified from 4.5 V to 5.5 V.} \\ & \mbox{For the 3-V operation, V}_{CC1} \mbox{ or V}_{CC2} \mbox{ is specified from 3.15 V to 3.6 V.} \\ \end{array}$

Submit Documentation Feedback Copyright © 2007–2009, Texas Instruments Incorporated Product Folder Link(s): ISO7240CF, ISO7240C ISO7240M ISO7241C ISO7241M ISO7242C ISO7242M



www.ti.com

SWITCHING CHARACTERISTICS: V_{CC1} at 5-V, V_{CC2} at 3.3-V OPERATION

over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
t _{PLH} , t _{PHL}	Propagation delay	100704-0	See Figure 1	20		50		
PWD	Pulse-width distortion ⁽¹⁾ t _{PHL} – t _{PLH}	ISO724xC				3	ns	
t _{PLH} , t _{PHL}	Propagation delay	ISO724xM		12		29	20	
PWD	Pulse-width distortion ⁽¹⁾ t _{PHL} – t _{PLH}				1	2	ns	
+	Part-to-part skew ⁽²⁾	ISO724xC				10	20	
t _{sk(pp)}	Part-to-part skew	ISO724xM			0	5	ns	
	Observation at an and autout alrow (3)	ISO724xC				3	3 1 ns	
t _{sk(o)}	Channel-to-channel output skew ⁽³⁾	ISO724xM			0	1		
t _r	Output signal rise time		See Figure 1		2	ns	20	
t _f	Output signal fall time		- See Figure 1		2		115	
t _{PHZ}	Propagation delay, high-level-to-high-impe	dance output			15	20		
t _{PZH}	Propagation delay, high-impedance-to-hig	h-level output			15	20		
t _{PLZ}	Propagation delay, low-level-to-high-imped	dance output	See Figure 2		15	20	ns	
t _{PZL}	Propagation delay, high-impedance-to-low	-level output			15	20		
t _{fs}	Failsafe output delay time from input powe	See Figure 3		18		μs		
t _{wake}	Wake time from input disable		See Figure 4		15		μs	
t _{jit(pp)}	Peak-to-peak eye-pattern jitter	ISO724xM	150 Mbps PRBS NRZ data input, Same polarity input on all channels, See Figure 6		1		ns	

(1) Also known as pulse skew

(2) t_{sk(pp)} is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.

(3) t_{sk(o)} is the skew between specified outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical specified loads.



www.ti.com

ELECTRICAL CHARACTERISTICS: V_{CC1} at 3.3-V, V_{CC2} at 5-V⁽¹⁾ OPERATION

over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDI	TIONS	MIN	TYP	MAX	UNIT		
SUPPLY	CURRENT									
	10070400/04	Quiescent	$V_I = V_{CC}$ or 0 V, All channels,	no load, EN ₂ at 3 V		0.5	1			
	ISO7240C/M	25 Mbps					5	mA		
	ISO7241C/M	V7241C/M Quiescent $V_{I} = V_{CC}$ or 0 V, All channels, no load, EN ₁ at 3 V, EN ₂ at 3 V			4	7	mA			
I _{CC1}		25 Mbps				6.5	11			
	ISO724C/M	Quiescent	$V_1 = V_{CC}$ or 0 V, All channels, EN ₂ at 3 V	$V_{I} = V_{CC}$ or 0 V, All channels, no load, EN ₁ at 3 V, EN ₂ at 3 V		6	10	mA		
		25 Mbps				9	14			
	10070400/M	Quiescent	$V_I = V_{CC}$ or 0 V, All channels,	no load, EN ₂ at 3 V		15	22			
	ISO7240C/M	25 Mbps				17	25	mA		
	ISO7241C/M Quiescent		V_{I} = V_{CC} or 0 V, All channels, no load, EN_{1} at 3 V, EN_{2} at 3 V			13	20	mA		
I _{CC2}		25 Mbps				18	28			
	ISO7242C/M	Quiescent $V_1 = V_{CC}$ or 0 V, All channels, no load, EN ₁ at 3 V, EN ₂ at 3 V			10	16	mA			
	25 Mbps				15	24				
ELECTR	RICAL CHARACTER	RISTICS								
I _{OFF}	Sleep mode outp	ut current	EN at 0 V, Single channel			0		μA		
				ISO7240	$V_{CC} - 0.4$					
V _{OH}	High-level output	voltage	$I_{OH} = -4$ mA, See Figure 1	ISO724x (5-V side)	$V_{CC} - 0.8$			V		
			$I_{OH} = -20 \ \mu A$, See Figure 1		V _{CC} – 0.1					
V		voltogo	I _{OL} = 4 mA, See Figure 1				0.4	V		
V _{OL}	Low-level output	vollage	I_{OL} = 20 μ A, See Figure 1				0.1	v		
V _{I(HYS)}	Input voltage hys	teresis				150		mV		
I _{IH}	High-level input of	h-level input current				10	۵			
IIL	Low-level input c	I input current IN from 0 V to V _{CC}		-10			μA			
CI	Input capacitance	e to ground	IN at V_{CC} , $V_I = 0.4 \sin (4E6\pi t)$)		2		pF		
CMTI	Common-mode t immunity	ransient	$V_I = V_{CC}$ or 0 V, See Figure 5		25	50		kV/μs		

(1) For the 5-V operation, V_{CC1} or V_{CC2} is specified from 4.5 V to 5.5 V. For the 3-V operation, V_{CC1} or V_{CC2} is specified from 3.15 V to 3.6 V.

8



www.ti.com

SWITCHING CHARACTERISTICS: V_{cc1} at 3.3-V and V_{cc2} at 5-V OPERATION

over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
t _{PLH} , t _{PHL}	Propagation delay	18072420		22		51		
PWD	Pulse-width distortion ⁽¹⁾ t _{PHL} – t _{PLH}	ISO724xC	- See Figure 1			3	ns	
t _{PLH} , t _{PHL}	Propagation delay	ISO724xM	See Figure 1	12		30		
PWD	Pulse-width distortion ⁽¹⁾ t _{PHL} – t _{PLH}	150724xivi			1	2	ns	
	Part-to-part skew (2)	ISO724xC				10	ns	
t _{sk(pp)}	Part-to-part skew	ISO724xM			0	5		
	Channel to show all autout allow (3)	ISO724xC				2.5		
t _{sk(o)}	Channel-to-channel output skew ⁽³⁾ ISO724xM	ISO724xM			0	1	ns	
t _r	Output signal rise time			2				
t _f	Output signal fall time		- See Figure 1		2		ns	
t _{PHZ}	Propagation delay, high-level-to-high-im	pedance output	_		15	20		
t _{PZH}	Propagation delay, high-impedance-to-l	nigh-level output			15	20		
t _{PLZ}	Propagation delay, low-level-to-high-im	pedance output	- See Figure 2		15	20	ns	
t _{PZL}	Propagation delay, high-impedance-to-l	ow-level output			15	20		
t _{fs}	Failsafe output delay time from input po	wer loss	See Figure 3		12		μs	
t _{wake}	Wake time from input disable		See Figure 4		15		μs	
t _{jit(pp)}	Peak-to-peak eye-pattern jitter	ISO724xM	150 Mbps NRZ data input, Same polarity input on all channels, See Figure 6		1		ns	

(1) Also known as pulse skew

(2) t_{sk(pp)} is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.

(3) t_{sk(o)} is the skew between specified outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical specified loads.



www.ti.com

ELECTRICAL CHARACTERISTICS: V_{CC1} and V_{CC2} at 3.3 $V^{(1)}$ OPERATION

over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN TYP	MAX	UNIT
SUPPLY	CURRENT		-	ц		
	10070400/04	Quiescent	$V_{I} = V_{CC}$ or 0 V, all channels, no load,	0.5	1	
	ISO7240C/M	25 Mbps	EN ₂ at 3 V	3	5	mA
	ISO7241C/M	Quiescent	$V_{I} = V_{CC}$ or 0 V, all channels, no load,	4	7	
I _{CC1}		25 Mbps	EN_1 at 3 V, EN_2 at 3 V	6.5	11	mA
	ISO7242C/M	Quiescent	$V_{I} = V_{CC}$ or 0 V, all channels, no load,	6	10	mA
		25 Mbps	EN ₁ at 3 V, EN ₂ at 3 V	9	14	
	ISO7240C/M	Quiescent	$V_{I} = V_{CC}$ or 0 V, all channels, no load,	9.5	15	mA
	1307240C/M	25 Mbps	EN ₂ at 3 V	10.5	17	ША
I _{CC2}	ISO7241C/M	Quiescent	$V_{I} = V_{CC}$ or 0 V, all channels, no load,	8	13	
		25 Mbps	EN ₁ at 3 V, EN ₂ at 3 V	11.5	18	mA
	ISO7242C/M	Quiescent	$V_{I} = V_{CC}$ or 0 V, all channels, no load,	6	10	
	25 Mbps		EN_1 at 3 V, EN_2 at 3 V	9	14	
ELECTR	RICAL CHARACTERISTICS					
I _{OFF}	Sleep mode output current		EN at 0 V, single channel	C		μΑ
V	High-level output voltage		I _{OH} = -4 mA, See Figure 1	$V_{CC} - 0.4$		V
V _{OH}	Tilgh-level output voltage		$I_{OH} = -20 \ \mu A$, See Figure 1	V _{CC} – 0.1		v
V _{OL}	Low-level output voltage		I _{OL} = 4 mA, See Figure 1		0.4	V
VOL	Low-level output voltage		I_{OL} = 20 µA, See Figure 1		0.1	v
V _{I(HYS)}	Input voltage hysteresis			150		mV
I _{IH}	High-level input current Low-level input current		IN from 0 V or V _{CC}		10	μA
I _{IL}				-10		μА
CI	Input capacitance to ground		IN at V_{CC} , $V_I = 0.4 \sin (4E6\pi t)$	2		pF
CMTI	Common-mode transient immunity		$V_{I} = V_{CC}$ or 0 V, See Figure 5	25 50		kV/μs

(1) For the 5-V operation, V_{CC1} or V_{CC2} is specified from 4.5 V to 5.5 V. For the 3-V operation, V_{CC1} or V_{CC2} is specified from 3.15 V to 3.6 V.

10



11

www.ti.com

SWITCHING CHARACTERISTICS: V_{CC1} and V_{CC2} at 3.3-V OPERATION

over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH} , t _{PHL}	Propagation delay	100704-0		25		56	
PWD	Pulse-width distortion $ t_{PHL} - t_{PLH} ^{(1)}$	ISO724xC	See Figure 1			4	ns
t _{PLH} , t _{PHL}	Propagation delay	ISO724xM	- See Figure 1	12		34	
PWD	Pulse-width distortion $ t_{PHL} - t_{PLH} ^{(1)}$	150724XIVI			1	2	ns
•	Part-to-part skew ⁽²⁾	ISO724xC				10	20
t _{sk(pp)}	Pan-to-pan skew (-)	ISO724xM	_		0	5	ns
	Channel to shannel sutruit show (3)	ISO724xC				3.5	
t _{sk(o)}	Channel-to-channel output skew ⁽³⁾	ISO724xM			0	1	ns
t _r	Output signal rise time		- See Figure 1		2		ns
t _f	Output signal fall time	signal fall time			2		ns
t _{PHZ}	Propagation delay, high-level-to-high-imp	edance output			15	20	
t _{PZH}	Propagation delay, high-impedance-to-hig	gh-level output			15	20	
t _{PLZ}	Propagation delay, low-level-to-high-impe	edance output	- See Figure 2		15	20	ns
t _{PZL}	Propagation delay, high-impedance-to-low	w-level output			15	20	
t _{fs}	Failsafe output delay time from input pow	ver loss	See Figure 3		18		μs
t _{wake}	Wake time from input disable		See Figure 4		15		μs
t _{jit(pp)}	Peak-to-peak eye-pattern jitter	ISO724xM	150 Mbps PRBS NRZ data input, same polarity input on all channels, See Figure 6		1		ns

(1) Also referred to as pulse skew.


(2) t_{sk(pp)} is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.


(3) t_{sk(o)} is the skew between specified outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical specified loads.



www.ti.com


PARAMETER MEASUREMENT INFORMATION






- A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 50 kHz, 50% duty cycle, t_r \leq 3 ns, t_f \leq 3 ns, Z₀ = 50 Ω .
- B. $C_L = 15 \text{ pF}$ and includes instrumentation and fixture capacitance within ±20%.

Figure 1. Switching Characteristic Test Circuit and Voltage Waveforms





- A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 50 kHz, 50% duty cycle, t_r \leq 3 ns, t_f \leq 3 ns, Z_O = 50 Ω .
- B. $C_L = 15 \text{ pF}$ and includes instrumentation and fixture capacitance within ±20%.

Figure 2. Enable/Disable Propagation Delay Time Test Circuit and Waveform

Product Folder Link(s): IS07240CF, IS07240C IS07240M IS07241C IS07241M IS07242C IS07242M


12


Submit Documentation Feedback



www.ti.com

PARAMETER MEASUREMENT INFORMATION (continued)





- A. $C_L = 15 \text{ pF}$ and includes instrumentation and fixture capacitance within $\pm 20\%$.
- B. The input pulse is supplied by a generator having the following characteristics: PRR \leq 50 kHz, 50% duty cycle, t_r \leq 3 ns, t_f \leq 3 ns, Z₀ = 50 Ω .




Figure 3. Failsafe Delay Time Test Circuit and Voltage Waveforms

NOTE: Which ever test yields the longest time is used in this datasheet


A. Whichever test yields the longest time is used in this data sheet.

Figure 4. Wake Time From Input Disable Test Circuit and Voltage Waveforms

TEXAS INSTRUMENTS


www.ti.com

PARAMETER MEASUREMENT INFORMATION (continued)



- A. $C_L = 15 \text{ pF}$ and includes instrumentation and fixture capacitance within ±20%.
- B. The input pulse is supplied by a generator having the following characteristics: PRR \leq 50 kHz, 50% duty cycle, t_r \leq 3 ns, t_f \leq 3 ns, Z_O = 50 Ω .

Figure 5. Common-Mode Transient Immunity Test Circuit and Voltage Waveform



NOTE: PRBS bit pattern run length is 2¹⁶ – 1. Transition time is 800 ps. NRZ data input has no more than five consecutive 1s or 0s.

Figure 6. Peak-to-Peak Eye-Pattern Jitter Test Circuit and Voltage Waveform




www.ti.com

DEVICE INFORMATION

PACKAGE CHARACTERISTICS

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
L(I01)	Minimum air gap (Clearance)	Shortest terminal-to-terminal distance through air	8.34			mm
L(I02)	Minimum external tracking (Creepage)	Shortest terminal-to-terminal distance across the package surface	8.1			mm
	Minimum Internal Gap (Internal Clearance)	Distance through the insulation	0.008			mm
R _{IO}	Isolation resistance	Input to output, V_{IO} = 500 V, all pins on each side of the barrier tied together creating a two-terminal device		>10 ¹²		Ω
CIO	Barrier capacitance Input to output	V _I = 0.4 sin (4E6πt)		2		pF
CI	Input capacitance to ground	V _I = 0.4 sin (4E6πt)		2		pF

DEVICE I/O SCHEMATICS



REGULATORY INFORMATION

VDE	CSA	UL
Certified according to IEC 60747-5-2	Approved under CSA Component Acceptance Notice	Recognized under 1577 Component Recognition Program ⁽¹⁾
File Number: 40016131	File Number: 1698195	File Number: E181974

(1) Production tested \geq 3000 Vrms for 1 second in accordance with UL 1577.

THERMAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
0	lunction to oir	Low-K Thermal Resistance ⁽¹⁾	168			°C/W
θ_{JA}	Junction-to-air	High-K Thermal Resistance		96.1		°C/W
θ_{JB}	Junction-to-Board Thermal Resistance			61		°C/W
θ_{JC}	Junction-to-Case Thermal Resistance			48		°C/W
PD	Device Power Dissipation	$V_{CC1} = V_{CC2} = 5.5 \text{ V}, \text{ T}_{J} = 150^{\circ}\text{C}, \text{ C}_{L} = 15 \text{ pF},$ Input a 50% duty cycle square wave			220	mW

(1) Tested in accordance with the Low-K or High-K thermal metric definitions of EIA/JESD51-3 for leaded surface mount packages.

Copyright © 2007–2009, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Link(s): /S07240CF, /S07240C /S07240M /S07241C /S07241M /S07242C /S07242M

TEXAS INSTRUMENTS

www.ti.com

ISO7240C/M RMS SUPPLY CURRENT ISO7241C/M RMS SUPPLY CURRENT VS SIGNALING RATE VS SIGNALING RATE 45 45 T_A = 25°C, T_A = 25°C, 40 Load = 15 pF, 40 Load = 15 pF, All Channels All Channels l_{cc} - Supply Current - mA/RMS 35 l_{cc} - Supply Current - mA/RMS 35 5-V I_{CC2} 5-V I_{CC2} 5-V I_{CC1} 30 30 3.3-V I_{CC2} 25 25 20 20 5-V I_{CC1} 3.3-V I_{CC2} 15 1 10 3.3-V I_{CC1} 10 3.3-V I_{CC1} 5 0 0 25 75 100 125 25 50 75 100 125 150 0 50 150 Signaling Rate - Mbps Signaling Rate - Mbps Figure 7. Figure 8. ISO7242C/M RMS SUPPLY CURRENT **PROPAGATION DELAY** vs FREE-AIR TEMPERATURE VS SIGNALING RATE 45 45 T_A = 25°C, 40 Load = 15 pF, 40 C 3.3-V t_{pLH}, t_{pHL} All Channels l_{cc} - Supply Current - mA/RMS 35 35 C[']5-V t_{pLH}, t_{pHL} Propagation Delay - ns 30 30 5-V I_{CC1},I_{CC2} 25 25 M 3.3-V t_{pLH}, t_{pHL} 20 20 15 15 M 5-V t_{pLH}, t_{pHL} 3.3-V I_{CC1},I_{CC2} 10 10 T_A = 25°C, 5 Load = 15 pF All Channels 0 0 25 50 75 100 125 110 125 150 80 0 -40 -25 35 65 95 -10 5 20 50 Signaling Rate - Mbps TA Free-Air Temperature - °C

TYPICAL CHARACTERISTIC CURVES

Figure 10.

Figure 9.


16



17

www.ti.com

TYPICAL CHARACTERISTIC CURVES (continued)




ISO7240CF, ISO7240C, ISO7240M ISO7241C, ISO7241M ISO7242C, ISO7242M

SLLS868J-SEPTEMBER 2007-REVISED MARCH 2009



www.ti.com



APPLICATION INFORMATION

Figure 15. Typical ISO7240x Application Circuit




Figure 16. Typical ISO7240CF Failsafe-Low Application Circuit

18



www.ti.com

SLLS868J-SEPTEMBER 2007-REVISED MARCH 2009

LIFE EXPECTANCY vs. WORKING VOLTAGE




Figure 17. Time-Dependant Dielectric Breakdown Testing Results

2-Mar-2009

PACKAGING INFORMATION

TEXAS INSTRUMENTS www.ti.com

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
ISO7240CDW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
ISO7240CDWG4	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
ISO7240CDWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
ISO7240CDWRG4	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
ISO7240CFDW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
ISO7240CFDWG4	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
ISO7240CFDWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
SO7240CFDWRG4	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
ISO7240MDW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
ISO7240MDWG4	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
ISO7240MDWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
ISO7240MDWRG4	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
ISO7241CDW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
ISO7241CDWG4	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
ISO7241CDWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
ISO7241CDWRG4	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
ISO7241MDW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
ISO7241MDWG4	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
ISO7241MDWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
ISO7241MDWRG4	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
ISO7242CDW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
ISO7242CDWG4	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
ISO7242CDWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
ISO7242CDWRG4	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
ISO7242MDW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR

2-Mar-2009

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins I	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
ISO7242MDWG4	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
ISO7242MDWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
ISO7242MDWRG4	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com


Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ISO7240CDWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISO7240CFDWR	SOIC	DW	16	2000	330.0	16.4	10.9	10.78	3.0	12.0	16.0	Q1
ISO7240MDWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISO7241CDWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISO7241MDWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISO7242CDWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISO7242MDWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

3-Aug-2009



Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ISO7240CDWR	SOIC	DW	16	2000	358.0	335.0	35.0
ISO7240CFDWR	SOIC	DW	16	2000	358.0	335.0	35.0
ISO7240MDWR	SOIC	DW	16	2000	358.0	335.0	35.0
ISO7241CDWR	SOIC	DW	16	2000	358.0	335.0	35.0
ISO7241MDWR	SOIC	DW	16	2000	358.0	335.0	35.0
ISO7242CDWR	SOIC	DW	16	2000	358.0	335.0	35.0
ISO7242MDWR	SOIC	DW	16	2000	358.0	335.0	35.0

DW (R-PDSO-G16)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AA.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DLP® Products	www.dlp.com	Broadband	www.ti.com/broadband
DSP	dsp.ti.com	Digital Control	www.ti.com/digitalcontrol
Clocks and Timers	www.ti.com/clocks	Medical	www.ti.com/medical
Interface	interface.ti.com	Military	www.ti.com/military
Logic	logic.ti.com	Optical Networking	www.ti.com/opticalnetwork
Power Mgmt	power.ti.com	Security	www.ti.com/security
Microcontrollers	microcontroller.ti.com	Telephony	www.ti.com/telephony
RFID	www.ti-rfid.com	Video & Imaging	www.ti.com/video
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2009, Texas Instruments Incorporated