National Semiconductor

LMF40 High Performance 4th-Order Switched-Capacitor Butterworth Low-Pass Filter

General Description


The LMF40 is a versatile, easy to use, precision 4th-order Butterworth low-pass filter fabricated using National's high performance LMCMOS process. Switched-capacitor techniques eliminate external component requirements and allow a clock-tunable cutoff frequency. The ratio of the clock frequency to the low-pass cutoff frequency is internally set to 50-to-1 (LMF40-50) or 100-to-1 (LMF40-100). A Schmitt trigger clock input stage allows two clocking options, either self-clocking (via an external resistor and capacitor) for stand-alone applications, or for tighter cutoff frequency control, an external TTL or CMOS logic compatible clock can be applied. The maximally flat passband frequency response together with a DC gain of 1 V/V allows cascading LMF40 sections together for higher-order filtering.


Features

- Cutoff frequency range of 0.1 Hz to 40 kHz
- \blacksquare Cutoff frequency accuracy of $\pm 1.0\%,$ maximum
- \blacksquare Low offset voltage, $\pm\,100$ mV, maximum, $\pm\,5V$ supply
- \blacksquare Low clock feedthrough of 5 mVP-P, typical
- Dynamic range of 88 dB, typical
- No external components required
- 8-pin mini-DIP or 14-pin wide-body small-outline packages
- 4V to 14V single/dual supply operation
- Cutoff frequency set by external or internal clock
- Pin-compatible with MF4


Applications

- Communication systems
- Instrumentation
- Automated control systems





Small-Outline-Wide-Body Package



Ordering Information

Industrial ($-40^{\circ}C \le T_{A} \le +85^{\circ}C$)	Package
LMF40CIN-50, LMF40CIN-100	N08E
LMF40CIWM-50	M14B
LMF40CIWM-100	M14B
Military ($-55^{\circ}C \leq T_{A} \leq +125^{\circ}C$)	
LMF40CMJ-50, LMF40CMJ-100	J08A

TRI-STATE® is a registered trademark of National Semiconductor Corporation.

© 1995 National Semiconductor Corporation TL/H/10557

RRD-B30M115/Printed in U. S. A.

LMF40 High Performance 4th-Order Switched-Capacitor Butterworth Low-Pass Filter

December 1994

Absolute Maximum Ratings

(Notes 1 & 2)	Ŭ	
If Military/Aerospace specified please contact the National S Office/Distributors for availability	Semiconductor Sales	Lea N
Supply Voltage ($V^+ - V^-$)	15V	V
Voltage at Any Pin V	$^{-}$ $-$ 0.2V to V $^{+}$ $+$ 0.2V	1
Input Current at Any Pin (Note 13)	5 mA	ES F
Package Input Current (Note 13)	20 mA	
Power Dissipation (Note 14)	500 mW	0
Storage Temperature	-65°C to +150°C	Tei

Lead Temperature	
N Package, Soldering (10 sec.)	+260°C
J Package, Soldering (10 sec.)	+ 300°C
WM Package, Vapor Phase (60 sec.) (Note 16)	+215°C
WM Package, Infrared (15 sec.)	+220°C
ESD Susceptibility (Note 12)	2000V
Pin 1 CLK IN	1700V

Operating Ratings (Notes 1 & 2)

Temperature Range	$T_{MIN} \le T_A \le T_{MAX}$
LMF40CIN-50, LMF40CIN-100	
LMF40CIWM-50,	
LMF40CIWM-100	$-40^{\circ}C \le T_{A} \le +85^{\circ}C$
LMF40CMJ-50, LMF40CMJ-100	$-55^{\circ}C \leq T_{A} \leq +125^{\circ}C$
Supply Voltage Range (V $^+$ $-$ V $^-$)	4V to 14V

Filter Electrical Characteristics The following specifications apply for $f_{CLK} = 500$ kHz. Boldface limits apply for $T_A = T_J = T_{MIN}$ to T_{MAX} : All other limits $T_A = T_J = 25^{\circ}C$.


$V^+ = +5V, V^- =$		Conditions	Typical (Note 10)	Limits (Note 11)	Units (Limit)
$\mathbf{v} = +5\mathbf{v}, \mathbf{v} =$	5V				
02.0	lock Frequency Range Note 17)		5	2	Hz (min) MHz (max)
I _S Su	upply Current	CMJ CIN, CIJ, CIWM		3.5 / 7.0 3.5 / 5.0	mA (max) mA (max)
H _O Do	C Gain	$R_{Source} \leq 2 k \Omega$		+0.05 / + 0.05 -0.15 / - 0.20	dB (max) dB (min)
Fr	lock to Cutoff requency Ratio Note 3) LMF40-50 LMF40-100			49.80 ± 0.8% / 49.80 ± 1.0% 99.00 ± 0.8% / 99.00 ± 1.0%	(max) (max)
Ra	lock to Cutoff Frequency atio Temperature oefficient LMF40-50 LMF40-100		5		ppm/°C ppm/°C
A _{MIN} St	topband Attenuation	At 2 f _c		24.0	dB (min)


Symbol	Parameter	Conditions	Typical (Note 10)	Limits (Note 11)	Units (Limit)
$\mathbf{V}^+ = +\mathbf{g}$	5V, $V^- = -5V$ (Continued)				
V _{OS}	Unadjusted DC Offset Voltage LMF40-50 LMF40-100			±80 / ± 100 ±80 / ± 100	mV (max) mV (max)
V _O	Output Swing	$R_L = 5 k\Omega$		+3.9 / + 3.7 -4.2 / - 4.0	V (min) V (max)
I _{SC}	Output Short Circuit Current (Note 8)	Source Sink	90 2.2		mA mA
	Dynamic Range (Note 4)		88		dB
	Additional Magnitude Response Test Points (Note 6) LMF40-50	f _{IN} = 12 kHz f _{IN} = 9 kHz		-7.50 ±0.26 / - 7.50 ± 0.30 -1.46 ±0.12 / - 1.46 ± 0.16	dB (max) dB (max)
	LMF40-100	$f_{IN} = 6 \text{ kHz}$ $f_{IN} = 4.5 \text{ kHz}$		-7.15 ±0.26 / -7.15 ±0.30 -1.42 ±0.12 / -1.42 ±0.16	dB (max) dB (max)
Filter apply for	Clock Feedthrough Electrical Charact $T_A = T_J = T_{MIN}$ to T_{MAX} : Al	Filter Output V _{IN} = 0V eristics The foll	5 owing specificat $I = 25^{\circ}C.$	ions apply for f _{CLK} = 250 kHz. Boldf a	mV _{P-P}
Filter apply for Symbol	Electrical Charact	Filter Output V _{IN} = 0V eristics The foll	owing specificat		mV _{P-P}
apply for Symbol	Electrical Charact	Filter Output $V_{IN} = 0V$ eristics The foll I other limits $T_A = T_Q$	owing specificat 1 = 25°C. Typical	ions apply for f _{CLK} = 250 kHz. Boldf a Limits	mV _{P-P} ace limits Units
apply for Symbol	Electrical Charact T _A = T _J = T _{MIN} to T _{MAX} : Al Parameter	Filter Output $V_{IN} = 0V$ eristics The foll I other limits $T_A = T_Q$	owing specificat 1 = 25°C. Typical	ions apply for f _{CLK} = 250 kHz. Boldf a Limits (Note 11)	mV _{P-P} ace limits Units (Limit) Hz (min)
apply for Symbol $V^+ = +2$	Electrical Charact $T_A = T_J = T_{MIN}$ to T_{MAX} : Al Parameter 2.5V, V ⁻ = -2.5V Clock Frequency Range	Filter Output $V_{IN} = 0V$ eristics The foll I other limits $T_A = T_c$ Conditions CMJ	owing specificat = 25°C. Typical (Note 10)	ions apply for f _{CLK} = 250 kHz. Boldf a Limits (Note 11) 1.0 2.1 / 4.0	mV _{P-P} ace limits (Limit) Hz (min) MHz (max mA (max)
apply for Symbol V ⁺ = +2 f _{CLK}	Electrical Charact $T_A = T_J = T_{MIN}$ to T_{MAX} : Al Parameter 2.5V, V ⁻ = -2.5V Clock Frequency Range (Note 17)	Filter Output $V_{IN} = 0V$ eristics The foll I other limits $T_A = T_c$ Conditions	owing specificat = 25°C. Typical (Note 10)	ions apply for f _{CLK} = 250 kHz. Boldfa Limits (Note 11) 1.0	mV _{P-P} ace limits Units (Limit) Hz (min) MHz (max
apply for Symbol $V^+ = +2$ fcLK	Electrical Charact $T_A = T_J = T_{MIN}$ to T_{MAX} : Al Parameter 2.5V, V ⁻ = -2.5V Clock Frequency Range (Note 17) Supply Current	$\begin{tabular}{l l l l l l l l l l l l l l l l l l l $	owing specificat = 25°C. Typical (Note 10)	ions apply for f _{CLK} = 250 kHz. Boldfa Limits (Note 11) 1.0 2.1 / 4.0 2.1 / 3.0 +0.05 / +0.05	mV _{P-P} ace limits Units (Limit) Hz (max) MHz (max) mA (max) dB (max)
apply for Symbol $V^+ = +2$ f _{CLK} Is H _O	Electrical Charact $T_A = T_J = T_{MIN}$ to T_{MAX} : Al Parameter 2.5V, V ⁻ = -2.5V Clock Frequency Range (Note 17) Supply Current DC Gain Clock to Cutoff Frequency Ratio	$\label{eq:result} \begin{array}{c} \mbox{Filter Output} \\ \mbox{V}_{IN} &= 0 \mbox{V} \end{array}$	owing specificat = 25°C. Typical (Note 10) 5	ions apply for f _{CLK} = 250 kHz. Boldfa Limits (Note 11) 1.0 2.1 / 4.0 2.1 / 3.0 +0.05 / +0.05 -0.15 / -0.20	MV _{P-P} ace limits Units (Limit) Hz (min) MHz (max mA (max mA (max) dB (max) dB (min) dB
apply for Symbol $V^+ = +2$ f _{CLK} Is H _O	Electrical Charact $T_A = T_J = T_{MIN}$ to T_{MAX} : Al Parameter 2.5V, V ⁻ = -2.5V Clock Frequency Range (Note 17) Supply Current DC Gain Clock to Cutoff	$\label{eq:result} \begin{array}{c} \mbox{Filter Output} \\ \mbox{V}_{IN} &= 0 \mbox{V} \end{array}$	owing specificat = 25°C. Typical (Note 10) 5 -0.1 49.80	ions apply for f _{CLK} = 250 kHz. Boldfa Limits (Note 11) 1.0 2.1 / 4.0 2.1 / 3.0 +0.05 / +0.05	MV _{P-P} ace limits Units (Limit) Hz (man) MHz (max mA (max mA (max dB (max) dB (man)
apply for Symbol $V^+ = +2$ fcLK	Electrical Charact $T_A = T_J = T_{MIN}$ to T_{MAX} : Al Parameter 2.5V, V ⁻ = -2.5V Clock Frequency Range (Note 17) Supply Current DC Gain Clock to Cutoff Frequency Ratio	$\label{eq:result} \begin{array}{c} \mbox{Filter Output} \\ \mbox{V}_{IN} &= 0 \mbox{V} \end{array}$	5 -0.1	ions apply for f _{CLK} = 250 kHz. Boldfa Limits (Note 11) 1.0 2.1 / 4.0 2.1 / 3.0 +0.05 / +0.05 -0.15 / -0.20	MV _{P-P} ace limits Units (Limit) Hz (min) MHz (max) mA (max) dB (max) dB (min) dB

Symbol	Parameter	Conditions	Typical (Note 10)	(Limits Note 11)	Units (Limit)
$\mathbf{V}^+ = +2.5\mathbf{V},$	$\mathbf{V}^{-} = -2.5\mathbf{V}$ (Continued)					
$\Delta f_{CLK} / f_c / \Delta T$	Clock to Cutoff Frequency Ratio Temperature Coefficient LMF40-50 LMF40-100		5 5			ppm/°C ppm/°C
A _{MIN}	Stopband Attenuation	At 2 f _c			-24.0	dB (min)
V _{OS}	Unadjusted DC Offset Voltage LMF40-50 LMF40-100				30/±100 30/±100	mV (max mV (max
V _O	Output Swing	$R_L = 5 k\Omega$			1.4 / + 1.2 2.0 / - 1.8	V (min) V (max)
I _{SC}	Output Short Circuit Current (Note 8)	Source Sink	42 0.9			mA mA
	Dynamic Range (Note 4)		81			dB
	Additional Magnitude Response Test Points (Note 6) LMF40-50 LMF40-100	$\label{eq:fin} \begin{split} f_{IN} &= 6 \text{ kHz} \\ f_{IN} &= 4.5 \text{ kHz} \\ \end{split} \\ f_{IN} &= 3 \text{ kHz} \\ f_{IN} &= 2.25 \text{ kHz} \end{split}$		-1.46 ± 0.1 -7.15 ±0.2	26 / -7.50 ±0.30 22 / -1.46 ±0.16 26 / -7.15 ±0.30 22 / -1.42 ±0.16	dB (max dB (max dB (max dB (max
	Clock Feedthrough	Filter Output V _{IN} = 0V	5			mV _{P-P}

Symbol	Parameter	Conditions	Typical (Note 10)	Limits (Note 11)	Units (Limit)
TL CLOCK INF	UT, CLK R PIN (Note 9)				
	TTL CLK R Pin Input Voltage	$V^+ = +5V$ $V^- = -5V$			
	Logic "1"			2.0 / 2.1	V (min)
	Logic "0"			0.8 / 0.8	V (max)
	CLK R Input Voltage	$V^+ = +2.5V$ $V^- = -2.5V$			
	Logic "1"			2.0 / 2.0	V (min)
	Logic "0"			0.6 / 0.4	V (max)
	Maximum Leakage Current at CLK R Pin		2.0		μΑ
CHMITT TRIGO	GER				
V _T +	Positive Going Input	$V^{+} = +10V$		6.1 / 6.0	V (min)
	Threshold Voltage			8.8 / 8.9	V (max)
	CLK IN Pin	$V^{+} = +5V$		3.0 / 2.9	V (min)
				4.3 / 4.4	V (max)

		(Note 10)	(Note 11)	(Limit)
ntinued)				
Negative Going Input Threshold Voltage	V ⁺ = +10V		1.4 / 1.3 3.8 / 3.9	V (min) V (max)
CLK IN Pin	$V^+ = +5V$		0.7 / 0.6 1.9 / 2.0	V (min) V (max)
Hysteresis CLK IN Pin	V ⁺ = +10V		2.3 / 2.1 7.4 / 7.6	V (min) V (max)
	$V^{+} = +5V$		1.1 / 0.9 3.6 / 3.8	V (min) V (max)
Logical "1" Output Voltage CLK R	$I_0 = -10 \ \mu A$ $V^+ = +10V$ $V^+ = +5V$		9.1 / 9.0	V (min)
Logical "0" Output	$I_{O} = -10 \ \mu A$			V (min)
Pin	$V^+ = +5V$		0.9 / 1.0 0.4 / 0.5	V (max) V (max)
Output Source Current CLK R Pin	CLK R to V ⁻ V ⁺ = $+10V$ V ⁺ = $+5V$		4.9 / 3.7 1.6 / 1.2	mA (min) mA (min)
Output Sink Current CLK R Pin	CLK R to V ⁺ V ⁺ = + 10V V ⁺ = +5V		4.9 / 3.7 1.6 / 1.2	mA (min) mA (min)
leviate from the specified error band I, Section 1.4. de response is tested at the cutoff fr jic levels have been referenced to V ⁻ urce current is measured by forcing t circuit sink current is measured by force e are worst case conditions. ated with symmetrical supplies and L = 25°C and represent the most like tional's AOQL (Average Outgoing Out el; 100 pF discharged through a 1.5 tage (V _{IN}) at any pin exceeds the po The 20 mA package input current lim wer dissipation must be de-rated at dissipation is PD = (T _{JMAX} - T _A)/c pical junction-to-ambient thermal re or the LMC40CIWM.	of $\pm 0.8\%$ over the temperat requency, f_0 , $f_S = 2 f_0$, and a - = 0V (except for the TTL in the output that is being tested cing the output that is being tested cing the output that is being to Sh. is tied to ground. My parametric norm. Juality Level). k Ω resistor. wer supply voltages ($V_{IN} < V$ its the number of pins that ca t elevated temperatures and ∂_{JA} or the number given in th sistance, when board mount	ure range, but the filter t these other two addition put logic levels). The log l to its maximum positive asted to its maximum ne T^{-} or V _{IN} > V ⁺) the abs n exceed the power sup is dictated by T _{JMAX} . 6 te Absolute Maximum R ed, is 67°C/W for the I	still maintains its magnit onal frequencies. gic levels will scale accor e swing and then shortin gative voltage and then s solute value of the currer pply voltages with 5 mA o D _{JA} , and the ambient te atings, whichever is low _MF40CIN, 62°C/W for	dingly for ±5V ar g that output to the shorting that output shorting that output that that pin shou current limit to for mperature T _A . Ther. For the LMF4 the LMF40CIJ ar
er, use the term cutoff frequency (f_b) taken and the term cutoff frequency (f_b) taken and the term of term	o define that frequency at whi	ch a filter's gain drops b	y a variable amount as d	etermined from th
	ss cutoff frequency is interna	lly set to 50-to-1 (LMF4	0-50) or 100-to-1 (LMF4	0-100).
	CLK IN Pin Hysteresis CLK IN Pin Logical "1" Output Voltage CLK R Pin Logical "0" Output Voltage CLK R Pin Output Source Current CLK R Pin Output Sink Current CLK R Pin Ratings indicate limits beyond which fied operating range. acified with respect to ground. equency is defined as the frequency to defined as the frequency is defined as the frequency of the specified error band, Section 1.4. de response is tested at the cutoff frigic levels have been referenced to V- surce current is measured by forcing faircuit sink current is measured by for eare worst case conditions. ated with symmetrical supplies and L = 25°C and represent the most like titional's AOQL (Average Outgoing Que el; 100 pF discharged through a 1.5 bitage (V _{IN}) at any pin exceeds the po The 20 mA package input current lim wer dissipation must be de-rated at dissipation is PD = (T_JMAX - T_A)// ypical junction-to-ambient thermal re or the LMC40CIWM. the term cutoff frequency defines tha ar, use the term cutoff frequency (f _b) ta ace Mounting Methods and Their Effete te <i>Linear Data Book</i> .	CLK IN Pin $V^+ = +5V$ Hysteresis CLK IN Pin $V^+ = +5V$ Logical "1" Output $I_0 = -10 \mu A$ Voltage CLK R $V^+ = +10V$ Pin $V^+ = +5V$ Logical "0" Output $I_0 = -10 \mu A$ Voltage CLK R $V^+ = +5V$ Logical "0" Output $I_0 = -10 \mu A$ Voltage CLK R $V^+ = +5V$ Output Source CurrentCLK R to V^- CLK R Pin $V^+ = +5V$ Output Sink CurrentCLK R to V^+ CLK R Pin $V^+ = +10V$ $V^+ = +5V$ Output Sink CurrentCLK R to V^+ CLK R Pin $V^+ = +5V$ Ratings indicate limits beyond which damage to the device may occlified operating range.actified with respect to ground.equency is defined as the frequency where the magnitude responseor the LMF40 have been given for a clock frequency (f _{CLK}) of 500deviate from the specified error band of $\pm 0.8\%$ over the temperating, Section 1.4.de response is tested at the cutoff frequency, f ₀ , f _S = 2 f ₀ , and a gic levels have been referenced to $V^- = 0V$ (except for the TTL in urce current is measured by forcing the output that is being tested in the symmetrical supplies and L. Sh. is tied to ground.= 25°C and represent the most likely parametric norm.tional's AOQL (Average Outgoing Quality Level).el; 100 PF discharged through a 1.5 k\Omega resistor.https://dot.pfwer dissipation must be de-rated at elevated temperatures and dissipation is PD = (TJMAX - TA)/ θ_{JA} or the number given in thypical junction-to-ambient thermal resistance, when board mount or the LMC40CIWM.the term cutoff freque	CLK IN Pin $V^+ = +5V$ Hysteresis CLK IN Pin $V^+ = +10V$ $V^+ = +5V$ Logical "1" Output $I_0 = -10 \ \mu A$ Voltage CLK R $V^+ = +10V$ Pin $V^+ = +5V$ Logical "0" Output $I_0 = -10 \ \mu A$ Voltage CLK R $V^+ = +5V$ Logical "0" Output $I_0 = -10 \ \mu A$ Voltage CLK R $V^+ = +5V$ Output Source Current CLK R to V^- CLK R Pin $V^+ = +5V$ Output Sink Current CLK R to V^+ CLK R Pin $V^+ = +5V$ Output Sink Current CLK R to V^+ Quency is defined as the frequency where the magnitude response is 3.01 dB less than he dynamic range is referenced to 2.62 V _{rms} (3.7V peak) where the wideband noise over a pplies the dynamic range is referenced to 2.84 V _{rms} (1.2V peak) where the wideband in the dynamic range is referenced to 2.84 V _{rms} (1.2V peak) where the wideband in the specified error band of ±0.8% over the temperature range, but the filter i, Section 1.4. (de response is tested at the cutoff frequency, f ₀ , f ₀ = 2 f ₀ , and at these other two additik jic levels have been referenced to V ⁻ = 0V (except for the TTL input logic levels). The log circuit sink current is measured by forcing the output that is being tested to its maximum positiv circuit sink current is measured by forcing the output that is being	CLK IN Pin $V^+ = +5V$ 0.7 / 0.6 Hysteresis CLK IN Pin $V^+ = +5V$ 0.7 / 0.6 Hysteresis CLK IN Pin $V^+ = +10V$ 2.3 / 2.1 $7.4 / 7.6$ $V^+ = +5V$ 1.1 / 0.9 Logical "1" Output $I_0 = -10 \mu A$ $7.4 / 7.6$ Voltage CLK R $V^+ = +5V$ 4.6 / 4.5 Logical "0" Output $I_0 = -10 \mu A$ $9.1 / 9.0$ Vin = +5V 4.6 / 4.5 $0.9 / 1.0$ Din $V^+ = +5V$ $0.4 / 0.5$ Output Source Current CLK R to $V^ 0.4 / 0.5$ Output Sink Current CLK R to V^+ $4.9 / 3.7$ CLK R Pin $V^+ = +10V$ $4.9 / 3.7$ V + = +5V 1.6 / 1.2 Output Sink Current CLK R to V^+ CLK R Pin $V^+ = +10V$ $4.9 / 3.7$ Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not are field operating rage. actified with respect to ground. aquency is defined as the frequency where the magnitude response is 3.01 dB less than the DC gain of the filter. Section 1.4. Section 1.4. Sectio





Pin Descriptions (Numbers in () are for 14-pin

cka പ്പ

(Numbers	in () are for	14-pin package).			
Pin #	Pin Name	Function	Pin #	Pin Name	Function
1 (1)	CLK IN	A CMOS Schmitt-trigger input to be used with an external CMOS logic level clock. Also used for self clocking Schmitt- trigger oscillator (see Section 1.1).	7, 4 (7, 12)	V+, V-	The positive and negative supply pins. The total power supply range is 4V, to 14V. Decoupling these pins with 0.1 µF capacitors is highly recommended.
2 (3)	CLK R	A TTL logic level clock input when in split supply operation $(\pm 2.0V \text{ to } \pm 7V)$ with L. Sh tied to system ground. This pin becomes a low impedance output when L. Sh is tied to V^- . Also used in conjunction with the CLK IN pin for a self clocking Schmitt-trigger oscillator (see Section 1.1). The TTL input signal must not	8 (14) 1.0 LM	FILTER IN F40 App	The input to the low-pass filter. To minimize gain errors the source impedance that drives this input should be less than 2k (see Section 3). For single supply operation the input signal must be biased to mid- supply or AC coupled through a capacitor. lication Information
3 (5)	L. Sh	exceed the supply voltages by more than 0.2V. Level shift pin; selects the logic threshold levels for the clock. When tied to V^- it enables an internal TRI- STATE® buffer stage between the Schmitt trigger and the internal clock level shift stage thus enabling the CLK IN Schmitt-trigger input and making the CLK R pin a low impedance output. When the voltage level at this input exceeds 25% (V ⁺ – V ⁻) +	The LMF40 der Butterv pacitor topu drops 3.01 50:1) of the integrator 1 The resistin pacitor whi detailed dis the clock fir ment and clock-to-cu the input a higher the e proximation	b) is a non-inve- vorth switcher blogy makes t dB below the e clock frequ- time constant ve element of ich is "switch scussion see requency char thus the time toff-frequency and feedback clock-to-cutof n is to the the	erting unity gain low-pass fourth-or- d-capacitor filter. The switched-ca- he cutoff frequency (where the gain e DC gain) a direct ratio (100:1 or ency supplied to the filter. Internal is set the filter's cutoff frequency. i these integrators is actually a ca- led' at the clock frequency (for a Input Impedance section). Varying nges the value of this resistive ele- e constant of the integrators. The ratio (f_{CLK}/f_c) is set by the ratio of capacitors in the integrators. The f-frequency ratio the closer this ap- oretical Butterworth response.
5 (8) 6 (10)	FILTER OUT AGND	V [−] the internal TRI-STATE buffer is disabled allowing the CLK R pin to become the clock input for the internal clock level-shift stage. The CLK R threshold level is now 2V above the voltage on the L. Sh pin. The CLK R pin will be compatible with TTL logic levels when the LMF40 is operated on split supplies with the L. Sh pin connected to system ground. The output of the low-pass filter. The analog ground pin. This pin sets the DC bias level for the filter section and must be tied to the system ground for split supply operation or to mid-supply for single supply operation (see Section 1.2). When tied to mid-supply this pin should be well bypassed.	be used to nected to V oscillator's for which is typ for $V_{CC} =$ Note that for as well as Schmitt-trig cantly caus from part to Where acc clock can th This input i very light k split suppli	D has a Schmi construct a s √-, making P frequency is CLK =	itt-trigger inverting buffer which can simple R/C oscillator. Pin 3 is con- tin 2 a low impedance output. The nominally $\frac{1}{\left(\frac{V_{CC} - V_t -}{V_{CC} - V_t +}\right)\left(\frac{V_t +}{V_{t-}}\right)}$ (1) $K \cong \frac{1}{1.37 \text{ RC}}$ (1a) lent on the buffer's threshold levels capacitor tolerance (see <i>Figure 1</i>). I voltage levels can change signifi- socillator's frequency to vary greatly frequency is required, an external ive the CLK R input of the LMF40. vel compatible and also presents a ternal clock source (~2 μ A). With level shift (L. Sh) tied to system about 2V. (See the Pin Description

for L. Sh).

1.0 LMF40 Application Information (Continued)

1.2 POWER SUPPLY

The LMF40 can be powered from a single supply or split supplies. The split supply mode shown in *Figure 2* is the most flexible and easiest to implement. Supply voltages of $\pm 5V$ to $\pm 7V$ enable the use of TTL or CMOS clock logic levels. *Figure 3* shows AGND resistor-biased to V⁺/2 for single supply operation. In this mode only CMOS clock logic levels can be used, and input signals should be capacitor-coupled or biased near mid-supply.

1.3 INPUT IMPEDANCE

and

The LMF40 low-pass filter input (FILTER IN) is not a high impedance buffer input. This input is a switched-capacitor resistor equivalent, and its effective impedance is inversely proportional to the clock frequency. The equivalent circuit of the filter's input can be seen in *Figure 4*. The input capacitor charges to V_{IN} during the first half of the clock period; during the second half the charge is transferred to the feedback capacitor. The total transfer of charge in one clock cycle is therefore $Q = C_{IN} V_{IN}$, and since current is defined as the flow of charge per unit time, the average input current becomes

$${\sf I}_{\sf IN}={\sf Q}/{\sf T}$$

(where T equals one clock period) or

$$I_{\text{IN AVE}} = \frac{C_{\text{IN}} V_{\text{IN}}}{T} = C_{\text{IN}} V_{\text{IN}} f_{\text{CLK}}$$

The equivalent input resistor $(\ensuremath{\mathsf{R}_{\mathsf{IN}}})$ then can be expressed as

$$\mathsf{R}_{\mathsf{IN}} = \frac{\mathsf{V}_{\mathsf{IN}}}{\mathsf{I}_{\mathsf{IN}}} = \frac{1}{\mathsf{C}_{\mathsf{IN}}\,\mathsf{f}_{\mathsf{CLK}}}$$

The input capacitor is 2 pF for the LMF40-50 and 1 pF for the LMF40-100, so for the LMF40-100

$$\mathsf{R}_{\mathsf{IN}} = \frac{1 \times 10^{12}}{\mathsf{f}_{\mathsf{CLK}}} = \frac{1 \times 10^{12}}{\mathsf{f}_{\mathsf{c}} \times 100} = \frac{1 \times 10^{10}}{\mathsf{f}_{\mathsf{c}}}$$

 $R_{IN} = \frac{5 \times 10^{11}}{f_{CLK}} = \frac{5 \times 10^{11}}{f_{c} \times 50} = \frac{1 \times 10^{10}}{f_{c}}$

for the LMF40-50. The above equation shows that for a given cutoff frequency (f_c), the input resistance of the LMF40-50 is the same as that of the LMF40-100. The higher the clock-to-cutoff-frequency ratio, the greater equivalent input resistance for a given clock frequency.

This input resistance will form a voltage divider with the source impedance (R_{Source}). Since R_{IN} is inversely proportional to the cutoff frequency, operation at higher cutoff frequencies will be more likely to attenuate the input signal which would appear as an overall decrease in gain to the output of the filter. Since the filter's ideal gain is unity, the overall gain is given by:

$$A_V = \frac{R_{IN}}{R_{IN} + R_{Source}}$$

If the LMF40-50 or the LMF40-100 were set up for a cutoff frequency of 10 kHz the input impedance would be:

$$R_{IN} = \frac{1 \times 10^{10}}{10 \text{ kHz}} = 1 \text{ M}\Omega$$

As an example, with a source impedance of 10 $k\Omega$ the overall gain would be:

$$A_V = \frac{1 M\Omega}{10 k\Omega + 1 M\Omega} = 0.99009 \text{ or } -0.086 \text{ dB}$$

Since the maximum overall gain error for the LMF40 is +0.05, -0.15 dB @ 25°C with $R_S \leq 2 \ k\Omega$ the actual gain error for this case would be -0.04 dB to -0.24 dB.

1.4 CUTOFF FREQUENCY RANGE

The filter's cutoff frequency (f_c) has a lower limit due to leakage currents through the internal switches draining the charge stored on the capacitors. At lower clock frequencies these leakage currents can cause millivolts of error. For example:

$$f_{CLK} = 100 \text{ Hz}, I_{Leakage} = 1 \text{ pA}, C = 1 \text{ pF}$$

 $V = \frac{1 \text{ pA}}{1 \text{ pF} (100 \text{ Hz})} = 10 \text{ mV}$

The propagation delay in the logic and the settling time required to acquire a new voltage level on the capacitors limit the filter's accuracy at high clock frequencies. The amplitude characteristic on \pm 5V supplies will typically stay flat until f_{CLK} exceeds 1.5 MHz and then peak at about 0.1 dB at the corner frequency with a 2 MHz clock. As supply voltage drops to \pm 2.5V, a shift in the f_{CLK}/f_c ratio occurs which will become noticeable when the clock frequency exceeds 500 kHz. The response of the LMF40 is still a good approximation of the ideal Butterworth low-pass characteristic shown in *Figure* 5.

2.0 Designing with the LMF40

Given any low-pass filter specification, two equations will come in handy in trying to determine whether the LMF40 will do the job. The first equation determines the order of the low-pass filter required to meet a given response specification:

$$n = \frac{\log \left[(10^{0.1 \text{Amin}} - 1) / (10^{0.1 \text{Amax}} - 1) \right]}{2 \log (f_{\text{s}} / f_{\text{b}})}$$
(2)

where n is the order of the filter, A_{min} is the minimum stopband attenuation (in dB) desired at frequency f_s , and A_{max} is the passband ripple or attenuation (in dB) at cutoff frequency f_b (Note 15). If the result of this equation is greater than 4, more than one LMF40 will be required.

The attenuation at any frequency can be found by the following equation:

Attn (f) = 10 log
$$[1 + (10^{0.1 \text{Amax}} - 1)(f/f_b)^{2n}]dB$$
 (3) where n = 4 for the LMF40.

2.1 A LOW-PASS DESIGN EXAMPLE

Suppose the amplitude response specification in *Figure 6* is given. Can the LMF40 be used? The order of the Butterworth approximation will have to be determined using (1):

$$\begin{split} A_{min} &= 18 \text{ dB}, A_{max} = 1.0 \text{ dB}, f_s = 2 \text{ kHz}, \text{ and } f_b = 1 \text{ kHz} \\ n &= \frac{\log[(10^{1.8} - 1)/(10^{0.1} - 1)]}{2 \log(2)} = 3.95 \end{split}$$

Since n can only take on integer values, n = 4. Therefore the LMF40 can be used. In general, if n is 4 or less a single LMF40 can be utilized.

2.0 Designing with the LMF40 (Continued)

Likewise, the attenuation at $f_{\rm s}$ can be found using (3) with the above values and n = 4:

$$(2 \text{ kHz}) = 10 \log[1 + 10^{0.1} - 1) (2 \text{ kHz}/1 \text{ kHz})^8]$$

= 18 28 dB

This result also meets the design specification given in Figure 6 again verifying that a single LMF40 section will be adequate.

Since the LMF40's cutoff frequency (f_c), which corresponds to a gain attenuation of -3.01 dB, was not specified in this example, it needs to be calculated. Solving equation (3) where $f = f_c$ as follows:

$$\begin{split} f_{c} &= f_{b} \bigg[\frac{10^{0.1(3.01 \text{ dB})} - 1}{(10^{0.1\text{Amax}} - 1)} \bigg]^{1/(2n)} \\ &= 1 \text{ kHz} \bigg[\frac{10^{0.301} - 1}{10^{0.1} - 1} \bigg]^{1/8} \\ &= 1.184 \text{ kHz} \end{split}$$

where $f_{C}=f_{CLK}$ /50 or f_{CLK} /100. To implement this example for the LMF40-50 the clock frequency will have to be set to $f_{CLK}=50(1.184$ kHz) = 59.2 kHz, or for the LMF40-100, $f_{CLK}=100$ (1.184 kHz) = 118.4 kHz.

2.2 CASCADING LMF40s

Attn

When a steeper stopband attenuation rate is required, two LMF40s can be cascaded (*Figure 7*) yielding an 8th order slope of 48 dB per octave. Because the LMF40 is a Butterworth filter and therefore has no ripple in its passband, when LMF40s are cascaded the resulting filter also has no ripple in its passband. Likewise the DC and passband gains will remain at 1V/V. The resulting response is shown in *Figure 8a*.

In determining whether the cascaded LMF40s will yield a filter that will meet a particular amplitude response specification, as above, equations (4) and (5) can be used, shown below.

$$n = \frac{log[(10,^{0.05Amin} - 1)/(10^{0.05Amax} - 1)]}{2 log(f_{s}/f_{b})}$$

Attn (f) = 10 log $[1 + (10^{0.05A}max - 1) (f/f_b)^2]dB$ where n = 4 (the order of each filter). Equation (4) will determine whether the order of the filter is adequate (n \leq 4) while equation (5) can determine the actual stopband attenuation and cutoff frequency (f_c) necessary to obtain the desired frequency response. The design procedure would be identical to the one shown in Section 2.0.


2.3 CHANGING CLOCK FREQUENCY INSTANTANEOUSLY

The LMF40 responds well to an instantaneous change in clock frequency. If the control signal in *Figure 9* is low the LMF40-50 has a 100 kHz clock making $f_c = 2$ kHz; when this signal goes high the clock frequency changes to 50 kHz yielding $f_c = 1$ kHz. As *Figure 9* illustrates, the output signal changes quickly and smoothly in response to a sudden change in clock frequency.

The step response of the LMF40 in *Figure 10* is dependent on $\rm f_c.$ The LMF40 responds as a classical fourth-order Butterworth low-pass filter.


2.4 ALIASING CONSIDERATIONS


Aliasing effects have to be considered when input signal frequencies exceed half the sampling rate. For the LMF40 this equals half the clock frequency (f_{CLK}). When the input signal contains a component at a frequency higher than half the clock frequency $f_{CLK}/2$, as in *Figure 11a*, that component will be "reflected" about $f_{CLK}/2$ into the frequency range below $f_{CLK}/2$, as in *Figure 11b*. If this component is within the passband of the filter and of large enough amplitude it can cause problems. Therefore, if frequency components in the input signal exceed $f_{CLK}/2$ they must be attenuated before being applied to the LMF40 input. The necessary amount of attenuation will vary depending on system requirements. In critical applications the signal components above $f_{CLK}/2$ will have to be attenuated at least to the filter's residual noise level.





(4)


(5)














National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.