

# **DKAN0010A** Setting Up a Nios II System with

Flash Memory on the DE2

04 November 2009

# Introduction

This tutorial details how to set up and instantiate a Nios II system on Terasic Technologies, Inc.'s DE2 Altera Development and Education Board. The system includes an interface to the board's 4MB flash memory chip and runs the application program from flash. It also sets up and implements the LCD, seven-segment displays, red and green LEDs, switches, and pushbuttons.

# Background

Nios II is a 32-bit RISC CPU designed for implementation as a soft core in Altera FPGAs. Altera's System-on-a-Programmable-Chip (SOPC) Builder allows users to design Nios II systems easily by selecting Nios II processors, setting up the associated memory, and adding any desired standard and/or custom peripherals. Once generated, the system is incorporated into an FPGA design with Altera's Quartus II software and instantiated on the FPGA.

Altera provides the Nios II Integrated Development Environment (IDE) for application software development. This tutorial includes instructions for programming an example C application into flash and running it on the Nios II.

# Application

These programs are case sensitive. If a component is named or renamed, it needs to match what is written in this tutorial exactly, or it may not work.

# DE2 Setup

This tutorial assumes that the user is familiar with the DE2 board and already has the USB-Blaster device installed. Refer to the *Getting Started with Altera's DE2 Board* tutorial for more information on installing the USB-Blaster driver.

### Starting a New Project in Quartus II

Open the Quartus II software and create a new project by selecting **File > New Project Wizard**. Create a folder on the C:\drive called **Tutorial\_Files**, and create another folder inside of that one called **Flash\_Memory**. Specify the **Flash\_Memory** folder as the working directory for this project. Also, in the second textbox, call the project name **Flash\_Memory**. The top level entity automatically fills in. See Figure 1.

New Project Wizard: Directory, Name, Top-Level Entity [page 1 of 5]					
	What is the <u>w</u> orking directory for this project?				
	C:\Tutorial_Files\Flash_Memory				
	What is the name of this project?				
	Flash_Memory				
	What is the name of the top-level design entity for this project? This name is case sensitive and mus exactly match the entity name in the design file.	t			
	Flash_Memory				
	Use Existing Project Settings				
	< Back Next > Finish Cance	:			

Figure 1. New Project Wizard

Make sure the new folders were created directly on the C:\ drive and that there are no spaces in the folder names. Folders created in the My Documents folder cause errors. For instance, *C:\Documents and Settings\Firstname\_Lastname\My Documents* causes an error, because there are spaces in the directory path.

Click the **Next** button, and click **Next** again on page 2. On the third page, select the **EP2C35F672C6** chip as the target device, which can be seen in Figure 2. This is the FPGA on the DE2 board. Click **Next** on the remaining two screens and click **Finish**.

New Project Wizard: Fam	nily & Dev	ice Setti	ngs [pag	e 3 of 5]			X
Select the family and device	vou want to	target for c	ompilation				
Device feelly	Design of the name and device you want to target for complication.			Channin Marshells, Jackins Kar			
Espilur Custome II	Device family						_
	Family: Cyclone II			Package: Any			-
Devices: All			-	Pin <u>c</u> ount:	Any		-
Target device				Sp <u>e</u> ed grad	de: Any	·	-
C Auto device selected b	by the Fitter			🔽 Show a	advanced o	levices	
Specific device selecte	- ed in 'Availal	ble devices	'list	HardCo	py compat	ible only	
A <u>v</u> ailable devices:							
Name	Core v	LEs	User I/	. Memor	Embed	PLL	~
EP2C35F484C7	1.2V	33216	322	483840	70	4	
EP2C35F484C8	1.2V	33216	322	483840	70 70	4	
EP2L35F48418	1.29	33216	322	483840	70	4	
EP2C35E672C7	1.2V	33216	470	403040	70	4 1	
EP2C35E672C8	1.2V	33216	475	483840	70	4	
EP2C35F672I8	1.2V	33216	475	483840	70	4	
EP2C35U484C6	1.2V	33216	322	483840	70	4	
	1.277	22210	222	UNOCON	70		
Companion device							
LinedConsu							
Hardcopy:							<u> </u>
📃 🗹 Limit DSP & RAM to Ha	ardCopy dev	ice resourc	es				
		< Back	Nex	t> F	Finish	Can	cel

Figure 2. FPGA Chip Selection

Create a new block diagram by selecting **File > New**, and select **Block Diagram/Schematic File**. Save this file by selecting **File > Save As** (not to be confused with Save Project), call it **Flash\_Memory**, and click **Save**. Naming it **Flash\_Memory** ensures that this block diagram file is the top-most entity of the project, as specified in Figure 1.

#### Nios II System Design in SOPC Builder

The next step is to build a Nios II processor system. Select **Tools > SOPC Builder** to open the SOPC Builder application. Set the **System Name** to **NiosII\_Processor**. Select either Verilog or VHDL as the **Target HDL**, and select **OK**. It is not necessary to know VHDL or Verilog to continue. See Figure 3.

😃 Create New System 🛛 🔀				
System Name: Niosll_Processor				
Target HDL: ④ Verilog 〇 VHDL				
OK Cancel				

Figure 3. Create New Nios II System

Error and warning messages appear and disappear sporadically in the information box on the bottom of the screen while performing the following steps. Ignore these errors; they disappear upon successful completion of the Nios II system.

In the Clock Settings pane, double click clk\_0 and rename it CLOCK\_50. Press Enter.

#### Add On-Chip Memory

On the upper left side of the SOPC Builder window, under **Component Library**, expand the **Memories and Memory Controllers** column, then expand **On-Chip**, and select **On-Chip Memory (RAM or ROM)**. Click the **Add** button, and a MegaWizard appears. Set **Block Type** to **M4K**, set **Total Memory Size** to **20**, and select **Kbytes**. Do not change any other default settings. Click **Finish**. Refer to Figure 4.

Errors may occur after adding the On-chip memory. Ignore these errors, since they are corrected as more components are added to the system.

On-Chip Memory (RAM or ROM) - onchip_memory2_0					
On-Chip Memory (RAM or ROM)					
Parameter Settings					
Memory type					
RAM (VVritable)     Dual-port access     Read During Write Mode:     DONT_CARE     Block type:     M4K     Initialize memory content   Memory will be initialized from onchip_memory2_0.hex					
Size Data width: 32 Total memory size: 20 Minimize memory block usage (may impact fmax)					
Read latency Slave s1: 1 Slave s2: 1					
Memory initialization  Enable non-default initialization file User-created initialization file: onchip_memory2_0 .hex  Enable In-System Memory Content Editor feature Instance ID: NONE					
Cancel Einish					

Figure 4. On-Chip Memory Setup

#### Add a Nios II Processor

Now, add the Nios II processor to the system. In the upper left corner of the SOPC window, under **Component Library**, select **Nios II Processor**, and click the **Add** button.

In the middle of the MegaWizard window, select **Nios II/s** as a Nios II core. Set **Hardware Multiply** to **None**. Do not change any other default value. Click **Finish**, and the Nios II processor is added to the system. See Figure 5.

Nios II Processor - cpu_0						
Nios	II Processor					
Parameter Settings						
Core Nios II Cache	es and Memory Interfaces	Advanced Features	1MU and MPU Settings > JTAG	5 Debua Module 🔷 Custom Instructions 🔪		
Core Nios II						
Select a Nios II core:						
	○Nios II/e	Nios II/s	○Nios II/f			
Nios II Selector Guide Family: Cyclone II f <sub>system:</sub> 50.0 MHz cpuid: 0	RISC 32-bit	RISC 32-bit Instruction Cache Branch Prediction Hardware Multiply Hardware Divide	RISC 32-bit Instruction Cache Branch Prediction Hardware Multiply Hardware Divide Barrel Shifter Data Cache Dvnamic Branch Prediction			
Performance at 50.0 MHz	: Up to 5 DMIPS	Up to 25 DMIPS	Up to 51 DMIPS			
Logic Usage	600-700 LEs	1200-1400 LEs	1400-1800 LEs			
Memory Usage	Two M4Ks (or equiv.)	Two M4Ks + cache	Three M4Ks + cache			
Hardware Multiply: None	·	Hardware Divide				
Reset Vector: Mem	ory:	✓ Offset: 0×0				
Exception Vector: Memo	ory:	Vffset: 0x20				
Include MMU Only include the MMU when using an operating system that explicitly supports an MMU Fast TLB Miss Exception Vector: Memory:						
Cancel < Back Next > Einish						

Figure 5. Nios II Processor Setup

#### Add a JTAG UART

In order to communicate to the Nios II processor through the USB-Blaster, add a JTAG UART to the system. In the upper left corner of the SOPC window, under **Component Library**, expand **Interface Protocols**, expand **Serial**, select **JTAG UART**, and click **Add**. Do not change any of the default settings. Click **Finish**. Refer to Figure 6.

JTAG UART - jtag_uart_0	
	About Documentation
Parameter Settings	
Configuration Simulation	
Write FIFO (Data from Avalon to JTAG) Buffer depth (bytes): 64	IRQ threshold: 8
Construct using registers instead of memory blocks	
Read FIFO (Data from JTAG to Avalon)	
Buffer depth (bytes): 64	IRQ threshold: 8
Construct using registers instead of memory blocks	
	Cancel < Back Next > Finish

Figure 6. JTAG UART Setup

#### Add an LCD

To add the LCD, expand **Peripherals**, then expand **Display**, select **Character LCD**, and click **Add**. There are no settings to modify, so select **Finish**. Refer to Figure 7.

Rename the **lcd\_0** that was generated to ensure proper functionality. Select **lcd\_0**, right-click on it, select **Rename**, rename it to **lcd**, and press **Enter**.

😃 Character LCD - lcd_0					
MegaCore'	Character LCD	About Documentation			
Parameter Settings					
The Optrex 16207 LCD Controller core provides the hardware interface required for a Nios II processor to display characters on an Optrex 16207 (or equivalent) 16x2-character LCD panel. Device drivers are provided in the HAL system library for the Nios II processor. There are no user-configurable settings.					
		Cancel Einish			

Figure 7. LCD Controller Setup

#### Add Parallel I/O (PIO)

Add the switches to the system. Expand **Peripherals**, then expand **Microcontroller Peripherals**, select **PIO** (**Parallel I/O**), and click **Add**. When the window opens, set the **Width** to **18**, set the **Direction** to **input ports only**, and click **Finish**. Refer to Figure 8.

Rename the **pio\_0** that was generated to ensure proper functionality. Select **pio\_0**, right-click on it, select **Rename**, rename it to **switch**, and press **Enter**.

😐 PIO (Parallel I/O) - switch 🛛 🔀
PIO (Parallel I/O)
Parameter Settings
Basic Settings / Input Options / Simulation /
Width (1-32 bits): 18
Direction
O Bidirectional (tristate) ports
<ul> <li>Input ports only</li> </ul>
O Both input and output ports
Output ports only
Output Port Reset Value Reset Value: 0x0
Coutput Register
Enable individual bit setting/clearing
🗥 Warning: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO input
Cancel < Back Next > Einish

Figure 8. PIO Switch Setup

Add the pushbuttons next. Similar to the switches, expand **Peripherals**, expand **Microcontroller Peripherals**, select **PIO** (**Parallel I/O**), and click **Add**. When the window opens, set the **Width** to **4** and set the **Direction** to **input ports only**. Go to the **Input Options** tab, check the **synchronously capture box**, and select **Falling edge**. Also, underneath in the **Interrupt** section, check **Generate IRQ**, select **Edge**, and then click **Finish**. Refer to Figures 9 and 10.

Rename the **pio\_0** that was generated to ensure proper functionality. Select **pio\_0**, right-click on it, select **Rename**, rename it to **pb**, and press **Enter**.

🖷 PIO (Parallel I/O) - pio_0
PIO (Parallel I/O) About Documentation
Parameter Settings
Basic Settings > Input Options > Simulation >
[Width
Width (1-32 bits): 4
Direction
O Bidirectional (tristate) ports
<ul> <li>Input ports only</li> </ul>
O Both input and output ports
Output ports only
Coutput Port Reset Value
Reset Value: 0x0
Output Register
Enable individual bit setting/clearing
A Warning: PIO inputs are not bardwired in test bench. Undefined values will be read from PIO input
Cancel < Back Next > Finish

Figure 9. PIO Pushbutton Setup



Figure 10. PIO Pushbutton Interrupt Setup

The green LEDs are added next. Expand **Peripherals**, expand **Microcontroller Peripherals**, select **PIO** (**Parallel I/O**), and click **Add**. Do not change any of the default settings. The interface is set up for an 8bit output-only PIO, which is needed to use the green LEDs. Click **Finish.** Refer to Figure 11.

To ensure proper functionality, rename the **pio\_0** that was generated. Select **pio\_0**, right-click on it, select **Rename**, rename it to **ledg**, and press **Enter**.

🖷 PIO (Parallel I/O) - pio_0					
PIO (Parallel I/O) About Documentation					
Parameter Settings					
Basic Settings > Input Options > Simulation >					
_ <sup>™</sup> idth					
Width (1-32 bits) : 8					
Direction					
O Bidirectional (tristate) ports					
O Input ports only					
O Both input and output ports					
Dutput ports only					
Coutput Port Reset Value					
Reset Value: 0x0					
Output Register					
Enable individual bit setting/clearing					
Cancel < Back Next > Einish					

Figure 11. PIO Green LED Setup

Add the red LEDs next. Expand **Peripherals**, expand **Microcontroller Peripherals**, select **PIO** (**Parallel I/O**), and click **Add**. Set the **Width** to **18** and click **Finish**. Refer to Figure 12.

To ensure proper functionality, rename the **pio\_0** that was generated. Select **pio\_0**, right-click on it, select **Rename**, rename it to **ledr**, and press **Enter**.

🖷 PIO (Parallel I/O) - ledr 🛛 🔀						
PIO (Parallel I/O)						
Parameter Settings						
Basic Settings > Input Options > Simulation >						
Width						
Width (1-32 bits): 18						
Direction						
O Bidirectional (tristate) ports						
O Input ports only						
O Both input and output ports						
<ul> <li>Output ports only</li> </ul>						
Coutput Port Reset Value						
Reset Value: 0x0						
Cancel < Back Next > Finish						

Figure 12. PIO Red LED Setup

Add the seven-segment displays to the system. Expand **Peripherals**, expand **Microcontroller Peripherals**, select **PIO** (**Parallel I/O**), and click **Add**. Set the **Width** to **16** and click **Finish**.

Repeat the previous step three more times to set up all eight of the seven-segment displays. Refer to Figure 13.

To ensure proper functionality, rename the **pio\_0-3** that were generated. Select **pio\_0-3**, right-click on them, select **Rename**, and rename them to **seven\_seg\_01**, **seven\_seg\_23**, **seven\_seg\_45**, and **seven\_seg\_67**.

PIO (Parallel I/O) - pio_1	×
PIO (Parallel I/O)	About Documentation
Parameter Settings	
Basic Settings > Input Options > Simulation >	
Width Width (1-32 bits) : 16	
Direction	
O Bidirectional (tristate) ports	
O Input ports only	
<ul> <li>Both input and output ports</li> </ul>	
<ul> <li>Output ports only</li> </ul>	
Output Port Reset Value Reset Value: 0x0	
Output Register	
Enable individual bit setting/clearing	
Canc	el < <u>B</u> ack <u>N</u> ext > <u>F</u> inish

Figure 13. PIO Seven-Segment Display Setup

#### Add Flash Memory

To add the external flash memory chip to the system, add the Avalon-MM Tristate Bridge, which allows the Nios II processor to interface with the flash memory. Expand **Bridges and Adaptors**, then expand **Memory Mapped**, select **Avalon-MM Tristate Bridge**, and click **Add**. Leave the default settings and click **Finish**. Refer to Figure 14.



Figure 14. Tristate Bridge Setup

Next, add the flash memory to the system. Expand **Memories and Memory Controllers**, then expand **Flash**, select **Flash Memory Interface (CFI)**, and click **Add**.

Set the **presets** to **custom**, **address width** to **22** bits, and the **Data** to **8** bits. Click on the **Timing** tab and set the **setup** to **40**, the **wait** to **160**, and the **hold** to **40**. For **units** use **ns**. Click **Finish**. See Figures 15 and 16.

Flash Memory Interface (CFI) - cfi_flash_0	X
Flash Memory Interface (CFI)	About Documentation
Parameter Settings	
Attributes Timing	
Presets: Custom	~
Size Address Width (bits): 22 Data Width (bits): 8 Create an interface to any industry-standard CFI (Common Flash Interface)-compliant flash memory device. Select from a list of tested flash memories or provide interface and timing information for a CFI memory device which does not appear on the list.	
Info: Flash memory capacity: 4.0 MBytes (4194304 bytes).	
Cance	el < Back Next > Finish

Figure 15. Flash Memory Setup

Flash Memory Interface (CFI) - cfi_flash_0						
Flash Memory Interface (CFI)	bout Documentation					
Parameter Settings Attributes Timing						
Setup : 40 Vait: 160 Hold: 40 Units: ns	<b>•</b>					
Avalon clock period is unknown.						
Actual setup time for read and write transfers: 40.0 ns Actual wait-state time for read and write transfers: 160 ns						
Actual hold time for read and write transfers: 40.0 ns						
<ol> <li>Info: Flash memory capacity: 4.0 MBytes (4194304 bytes).</li> </ol>						
Cancel	< Back Next > Finish					

Figure 16. Flash Memory Timing Setup

Connect the flash memory to the Tristate Bridge. Position the mouse over the **Connection** area of the Flash memory. Click the connection circle that connects the **tristate\_master** to **s1**. Refer to Figure 17.

Devic	e Family: Cy	cione II 🔽 🔽	Name	Sou	irce			
			CLOCK_50	Exte	rnal			
Use	Connec	Module Name		Description	Clock	Ва	ise	End
	I C U C	instruction_ma	3101	Атают меногу марреа мазее	CLUCK_JU	1		
		data_master		Avalon Memory Mapped Master			IRQ O	
_	$  \bullet \bullet \longrightarrow$	jtag_debug_mo	odule	Avalon Memory Mapped Slave		- P	0x00810800	0x0081
		🖻 jtag_uart_0		JTAG UART				
_	$ \uparrow \uparrow \rightarrow$	avalon_jtag_sl	ave	Avalon Memory Mapped Slave	CLOCK_50		0x00811000	0x0081
$\checkmark$		⊟ lcd_0		Character LCD				
	$ \uparrow \bullet \bullet \rightarrow$	control_slave		Avalon Memory Mapped Slave	CLOCK_50		0x00000000	0x0000
	LL .	Switch		PIO (Parallel I/O)				
		S1		Avaion Memory Mapped Slave	CLUCK_50		0x00000010	0x0000
				Avelop Memory Menned Sleve			0000000000	0~0000
	IŤ Ť – ĺ			DIO (Perellel I/O)	CLOCK_50		0x0000020	0x0000
		 		Avalop Memory Manned Slave	CLOCK 50		0~0000030	0.0000
	II .	⊡ ledr		PIO (Parallel I/O)	ocoon_oo		040000000	0.0000
	∣॑॑॑॑॑───	s1		Avalon Memory Mapped Slave	CLOCK 50	1.0	0x00000040	0x0000
		⊡ seven seg01		PIO (Parallel I/O)				
_	$  \diamond \rightarrow$	s1		Avalon Memory Mapped Slave	CLOCK 50	- P	0x00000050	0x0000
		seven_seg23		PIO (Parallel I/O)	_			
_	$  \phi \rightarrow$	s1		Avalon Memory Mapped Slave	CLOCK_50	1	0x00000060	0x0000
<ul> <li>Image: A start of the start of</li></ul>		🖃 seven_seg45		PIO (Parallel I/O)				
	$  \diamond \bullet \rightarrow$	s1		Avalon Memory Mapped Slave	CLOCK_50	1	0x00000070	0x0000
<b>~</b>		🖃 seven_seg67		PIO (Parallel I/O)				
	$  \diamond \rightarrow$	s1		Avalon Memory Mapped Slave	CLOCK_50	=P	0x0000080	0x0000
✓		🖃 tri_state_bridg	je_0	Avalon-MM Tristate Bridge				
		avaion		Avalon Memory Mapped Slave	CLOCK_50			
	$\square$	tristate_master		Avalon Memory Mapped Tristate Master				
<b>V</b>		cfi_flash_0		Flash Memory Interface (CFI)				
	$   \bullet \rightarrow$	s1		Avalon Memory Mapped Tristate Slave	CLOCK_50	i i i	0x00400000	0x007f

Figure 17. Tristate Bridge - Flash Memory Connection

To run the application from the flash memory instead of the On-chip memory, specify it in the cpu\_0 MegaWizard. Select cpu\_0 in the Module Name list, right-click on it, and select Edit. Set the Reset Vector and the Expansion Vector to cfi\_flash\_0, as shown in Figure 18. Select Finish.

Nios II Processor -	сри_0				×
Mios	II Processor				About Documentation
Parameter Settings					
Core Nios II 🔪 Cache	es and Memory Interfaces $>$	Advanced Features 🔪 N	1MU and MPU Settings $>$	JTAG Debug Module	Custom Instructions
Core Nios II		Ś			
Select a Nios II core:			_		
	○Nios II/e	Nios II/s	ONios II/f		
Nios II Selector Guide Family: Cyclone II f <sub>system</sub> : 50.0 MHz cpuid: 0	RISC 32-bit	RISC 32-bit Instruction Cache Branch Prediction Hardware Multiply Hardware Divide	RISC 32-bit Instruction Cache Branch Prediction Hardware Multiply Hardware Divide Barrel Shifter Data Cache Dynamic Branch Predi	ction	
Performance at 50.0 MHz	Up to 5 DMIPS	Up to 25 DMIPS	Up to 51 DMIPS		
Logic Usage	600-700 LEs	1200-1400 LEs	1400-1800 LEs		
Memory Usage	Two M4Ks (or equiv.)	Two M4Ks + cache	Three M4Ks + cache		
Hardware Multiply: None		Hardware Divide			
Reset Vector: Mem	ory: cfi_flash_0	✔ Offset: 0x0	0;	×00400000	
Exception Vector: Memo	ry: cfi_flash_0	✓ Offset: 0x20	0x1	00400020	
Include MMU Only include the MMU wh Fast TLB Miss Exception Y	en using an operating system th Vector: Memory:	hat explicitly supports an MMU	Dffset: 0x0		
				Cance	< Back Next > Finish

Figure 18. Flash Memory Configuration

#### **Assign Base Addresses**

To avoid conflicts between system components, set their base addresses. To auto-assign the base addresses, select **System > Auto-Assign Base Addresses**. Refer to Figure 19.



Figure 19. Auto-Assign Base Addresses

#### **Set Interrupt Request Priority**

Change the interrupt request (IRQ) priorities for the JTAG UART. Click the **IRQ** value for the **jtag\_uart\_0** component to select it. Type **16**, and press **Enter** to assign it a new IRQ value. Refer to Figure 20.

Use	Connec	Module Name	Description	Clock	Base	End	Tags	IRQ
		onchip_memory2_0	On-Chip Memory (RAM or ROM)		1		1	
	$\longrightarrow$	s1	Avaion Memory Mapped Slave	CLOCK_50	<b>■ 0x00808000</b>	0x0080cfff		
<b>~</b>		🗆 сри_0	Nios II Processor					
	$  \rightarrow  $	instruction_master	Avaion Memory Mapped Master	CLOCK_50				
	$\parallel \succ \prec$	data_master	Avalon Memory Mapped Master		IRQ C	IRQ 31		$\leftarrow$
	$  \rangle \rightarrow$	jtag_debug_module	Avaion Memory Mapped Slave		<b>■ 0x00810800</b>	0x00810fff		
<ul> <li>Image: A set of the set of the</li></ul>		🖃 jtag_uart_0	JTAG UART					
	$   \longrightarrow$	avalon_jtag_slave	Avaion Memory Mapped Slave	CLOCK_50	<b>∂ 0x00811090</b>	0x00811097		
<b>~</b>		⊟ lcd_0	Character LCD					
	$   \longrightarrow$	control_slave	Avaion Memory Mapped Slave	CLOCK_50	<b>₽ 0x00811000</b>	0x0081100f		
<b>~</b>		🖃 switch	PIO (Parallel I/O)					
	$   \longrightarrow$	s1	Avaion Memory Mapped Slave	CLOCK_50	<b>■ 0x00811010</b>	0x0081101f		
<b>~</b>		🖻 pb	PIO (Parallel I/O)					
	$   \rightarrow$	s1	Avaion Memory Mapped Slave	CLOCK_50	<b>■ 0x00811020</b>	0x0081102f		
<b>V</b>		🖃 ledg	PIO (Parallel I/O)					
	$   \longrightarrow$	s1	Avaion Memory Mapped Slave	CLOCK_50	<b>∂ 0x00811030</b>	0x0081103f		
<b>V</b>		🖂 ledr	PIO (Parallel I/O)					
	$   \longrightarrow$	s1	Avaion Memory Mapped Slave	CLOCK_50	<b>■ 0x00811040</b>	0x0081104f		
<b>~</b>		🖃 seven_seg01	PIO (Parallel I/O)					
	$   \longrightarrow$	s1	Avaion Memory Mapped Slave	CLOCK_50	<b>■ 0x00811050</b>	0x0081105f		
<b>V</b>		⊟ seven_seg23	PIO (Parallel I/O)					
	$   \rightarrow$	s1	Avaion Memory Mapped Slave	CLOCK_50	<b>■ 0x00811060</b>	0x0081106f		
<b>V</b>		🖃 seven_seg45	PIO (Parallel I/O)					
	$   \longrightarrow$	s1	Avaion Memory Mapped Slave	CLOCK 50	<b>∂</b> 0x00811070	0x0081107f		
Rem	ove Edit		Address Map Filters Filter	: Default				

Figure 20. JTAG UART IRQ Setup

#### **Generate System**

Finally, generate the system. Click on the **Generate** button on the bottom of the screen. If prompted to save the changes, do so. When the system generation is complete, a message entitled **Info: System** generation was successful appears in the message box. Upon successful system generation, close the SOPC Builder window.

#### **Block Diagram Design in Quartus II**

#### **Add Processor**

Now that the SOPC system is built, implement it in the block diagram file. Open the Quartus II window. Right-click on the blank block diagram within the **Flash\_Memory.bdf** tab. Click **Insert > Symbol**. A **Symbol** window opens. In the **Libraries** pane, expand **Project**, select **NiosII\_Processor**, and click **OK**. Refer to Figure 21. Click to place the symbol somewhere in the block diagram window.

Symbol		
Libraries:	reset_n	· · · · · · · · · · · · · · · · · · ·
Project     L∰ NiosII_Processor     C:/altera/90sp1/quartus/libraries	LCD_E_from_the_lcd_0 LCD_RS_from_the_lcd_0 LCD_RW_from_the_lcd_0 LCD_data_to_and_from_the_lcd_0[70]	
	out_port_from_the_ledg[70]	
	out_port_from_the_ledr[170]	
	in_port_to_the_pb[30]	
	out_port_from_the_seven_seg01[150]	
	out_port_from_the_seven_seg23[150]	
<	out_port_from_the_seven_seg45[150]	
NiosII_Processor …	out_port_from_the_seven_seg67[150]	
 <u>Repeat-insert mode</u>	in_port_to_the_switch[170]	
☐ Insert symbol as block ☐ Launch MegaWizard Plug-In MegaWizard Plug-In Manager	address_to_the_cfi_flash_0[210] data_to_and_from_the_cfi_flash_0[70] read_n_to_the_cfi_flash_0 select_n_to_the_cfi_flash_0	
<u>O</u> K <u>C</u> ancel		

Figure 21. Insert Nios II Processor

#### Add VCC

Right-click on the block diagram window again, and click **Insert > Symbol**. Expand the **c:/altera/.../libraries** folder, then expand **primitives**, expand **other**, select **vcc**, check the box labeled **Repeat-insert mode**, and click **OK**. Place **vcc** somewhere on the left side of the **NiosII\_Processor** block near **reset\_n**. Place another **vcc** somewhere on the bottom right side of the block. The initial placements of **vcc** are not important, as they can be moved later. Hit **Esc** on the keyboard after both instances of **vcc** are placed.

#### **Add Output Pins**

Right-click somewhere in the block diagram window again, and click **Insert > Symbol**. Expand the **c:/altera/.../libraries** folder, expand **primitives**, expand **pin**, and select **output**. Check the box called **Repeat-insert mode**, and click **OK**. Place three output pins below the **NiosII\_Processor** block. After all three output pins are placed, hit **Esc** on the keyboard.

Move the mouse to the blue line coming from **reset\_n** on the block diagram. The mouse cursor should change into a cross-hair shape. When this happens, click and hold to draw a line connecting **reset\_n** to the closest **vcc**. Release the mouse when a small box shape appears on **vcc**.

Click and hold **vcc** in order to move it. When **vcc** is moved, the line connected to it follows **vcc**. If the line moves with **vcc**, there is a proper connection. If not, click and drag the mouse to connect the line between **reset\_n** and **vcc**. Connect all three of the output pins to the other **vcc** following these same steps.

Double-click one of the output pins to open the **Pin Properties** window. In the **Pin name(s):** section, rename the output pin to **FL\_RST\_N** and click **OK**. Rename the other pins **LCD\_ON** and **LCD\_BLON**. Refer to Figure 22.

Pin Properties		×
General Forma	at	
To create mul "name[30]"),	tiple pins, enter a name in AHDL bus notation (for example, , or enter a comma-separated list of names.	_
Pin name(s):	FL_RST_N	
	OK Cance	<u>.</u>

Figure 22. Rename Output Pins

Right-click the **NiosII\_Processor** block, and click **Generate Pins for Symbol Ports**. Input and output pins are automatically generated for the rest of the Nios II system. It is important to verify that the newly generated pins do not cover the **vcc** symbols placed earlier. Move the **vcc** items to a different location if they are covered. Figure 23 shows the completed setup.



Figure 23. Complete Quartus II System

#### **Analysis and Elaboration**

The next step is Analysis and Elaboration. Under the **Processing** menu, select **Start > Start Analysis & Elaboration**. Save changes if prompted. Upon completion of the process, a message window appears. Ignore any warnings, and click **OK**.

#### **Pin Assignments**

Make the pin assignments for the devices. Under the **Assignments** menu, select **Import Assignments...** Click the ... box to the right of the **File name:** section, and browse for the **Pin\_Assignments.csv** file that accompanies this tutorial. Select **Open** and click **OK**.

Verify that the pins are named correctly. Under the **Assignments** menu, select **Pins**. In the **Filter:** menu, choose **Pins: unassigned**. Only 8 pins should appear in the list: pins **[7]** and **[15]** from each of the pin groups **out\_port\_from\_the\_seven\_seg\_**XX (where XX is 01, 23, 45, 67). If there are more than eight pins listed, check the SOPC builder section of this tutorial again to ensure that all of the devices are named exactly as specified in this tutorial. Close the **Pins** window.

#### Compilation

Compile the design. Under **Processing**, select **Start Compilation**. The success message in Figure 24 appears upon completion. Ignore the warnings that are listed, and click **OK**.



Figure 24. Successful Compilation Window

#### **System Programmer**

Plug the power supply and USB-Blaster cable into the DE2 board. Hit the red power button to turn on the DE2 board. Under the **Tools** menu, select **Programmer**. If a pop-up window appears, click **OK**. In the **Programmer** window, choose **Hardware Setup...** Verify that **USB-Blaster**[**USB-0**] is selected, and click **Close**. Verify that the **Mode:** selected is **JTAG**. Set switch SW19 on the DE2 board (next to the LCD) to **Run**. Click **Start** in the programmer window. Refer to Figure 25 for the programmer setup.

🛍 Quartus II - C:	/Tutorial_Files/Flash_	Memory/Flash_Me	mory - Flash_	_Memory - [Fl	ash_Memo	ry_time	_limited	i.cdf]				×
<u>File E</u> dit P <u>r</u> ocessin	ng <u>T</u> ools <u>W</u> indow											
🔔 Hardware Setup	USB-Blaster [USB-0]				Mode: JTA	\G		▼ Pro	gress:		)%	
Enable real-time I	SP to allow background prog	ramming (for MAX II devi	ces)									
🏓 Start	File	Device	Checksum	Usercode	Program/ Configure	Verify	Blank- Check	Examine	Security Bit	Erase	ISP CLAMP	
🖬 Stop	Flash_Memory_time_limit	EP2C35F672	0056F1F2	FFFFFFF	•							
Auto Detect												
🗙 Delete												
🍰 Add File												
🎬 Change File												
🔛 Save File												
😂 Add Device												
🜓 Up												
Down												
For Help, press F1	-7											

Figure 25. Programmer Window

The window shown in Figure 26 opens. This window confirms that the FPGA on the DE2 board successfully configured.



Figure 26. Successful Connection Window

#### Software Design in the Nios II IDE

#### Creating a New C/C++ Application

Next, implement a software application for the Nios II system. Open the Nios II IDE. Under the **File** menu, select **New > Nios II C/C++ Application** to open the **New Project** window. In the **Name:** section, type **Tutorial\_Flash**. In the **SOPC Builder System PTF File**, browse to the location where the **NiosII\_Processor** was saved (when created with SOPC Builder), and open it. Under **Select Project Template**, select **Blank Project**. Click **Finish**. Refer to Figure 27.

New Project	
Nios II C/C++ Application Click Finish to create application with C:\Tutorial_Files\Flash_Memory\soft	n a default system library as tware\Flash_Tutorial
Name:       Flash_Tutorial         Specify Location         Location:       C:\Tutorial_Files\Flash         Select Target Hardware.         SOPC Builder System PTF File:       Image: CPU:         CPU:       CP         Select Project Template       Image: Count Binary         Hello Freestanding       Hello MicroC/OS-II         Hello World Small       Memory Test         Simple Socket Server       Web Server	h_Memory\software  Prowse  ATutorial_Files\Flash_Memory\NiosII_Processor.ptf  Prowse  Description  Creates a blank project  Details  Blank Project creates an empty project to which you can add your code.  This software example runs on the following Nios II hardware designs:  Standard Full Featured
0	< Back Next > Finish Cancel

Figure 27. New C/C++ Application Window

#### **Importing Source and Header Files**

Select the **Tutorial\_Flash** folder in the **Nios II C/C++ Projects** pane. In the **File** menu, select **Import...** In the **Import** window, select **File System** as shown in Figure 28, and click **Next**. **Browse** to the folder containing the example files accompanying this tutorial. Check **Flash.c** and **header.h** as shown in Figure 29, and click **Finish**. Flash.c and header.h should now appear in the Tutorial\_Flash folder in the Nios II IDE.



Figure 28. Import File System



Figure 29. Import Files

#### **System Library Configuration**

Before the program can be run, it is necessary to adjust the system library properties. Right-click on the **Tutorial\_Flash** folder, and select **System Library Properties**. A new window opens. Select **cfi\_flash\_0** in the **Program memory (.text):** drop-down menu. Also select **cfi\_flash\_0** for the **Read-only data memory (.rodata):** drop-down menu. Do not change any of the other default settings. Click **OK**. Refer to Figure 30.

Properties for Tutorial	_Flash_syslib			
	System Library			<p th="" ⇔="" ∗="" ∗<=""></p>
Info Builders - C/C++ Build - C/C++ Dicumentation - C/C++ File Types - C/C++ Include Paths and - C/C++ Include Paths - C/C++ Project Paths - Project References - Refactoring History - System Library	Target Hardware         SOPC Builder System:         CI\Tutorial_File         CPU:         cpu_0         System Library Contents         RTOS:         RTOS Options         stdout:         stdout:         stdout:         stdin:         System clock timer:         Timestamp timer:         Max file descriptors:         Program never exits         V Support C++         Lightweight device driver API         Link with profiling library         Lingungemented instruction bandler	es\Flash_Memory\NiosII_Processor.ptf  Inone (single-threaded)  Itag_uart_0  Itag_ua	Linker Script Custom linker script Duse auto-generated linker script Program memory (.text): Read-only data memory (.rodata): Read/write data memory (.rwdata): Heap memory: Stack memory: Use a separate exception stack Exception stack memory: Maximum exception stack size (bytes):	
	Software Components			
< >			Help Resto	ore <u>D</u> efaults <u>Apply</u>
0				OK Cancel

Figure 30. System Library Properties

#### The Flash Programmer

Next, load the program into flash memory. If any changes are made in the code, save the files before loading them into flash. Store the program in flash memory by selecting **Tools > Flash Programmer**... In the **Flash Programmer** window, select the **Flash Programmer** icon on the upper left side of the window. Click the **New launch configuration** button located above the **Flash Programmer** icon. Now, select the **Program Flash** button in the bottom right corner of the window. If prompted to save changes, click **Yes**. Click **Yes** in the pop-up window that appears. Wait for the Flash Programmer to complete. Refer to Figure 31.

💽 Flash Programmer			
Program project to flash memory o Program flash with Tutorial_Flash (using script	n target board C:/Tutorial_Files/Flash_Memory/software/Tutorial_Flash/	'Debug/tutorial_flash_programmer.sh).	Ś
Image: Second system         Image: Second system	Name:       Tutorial_Flash programmer         Main       Image:         Target Board:       CYCLONEII <no board="" specifie<="" target="" td="">         Program software project into flash memory       Broject:         Tutorial_Flash       Image:         Nos II ELF Executable:       Debug/Tutorial_Flash.elf         Target Hardware       SOPC Builder System PTF File:         CPU:       Additional nios2-flash-programmer arguments:         Additional sof2flash arguments:       Additional sof2flash arguments:         Program FPGA configuration data into hardware-in       FPGA Configuration (SOF):         CLTutorial_Files/Flae       Custom         Program a file into flash memory       Tutorial_Files/Flae</no>	ed in the SOPC Builder system>  C:\Tutorial_Files\Flash_Memory\NiosII_Processor.ptf  cpu_0  mage region of flash memory sh_Memory\Flash_Memory_time_limited.sof  Memory: cfl_flash_0  Offset: 0x0	Help
0		(	Program Flash Close

Figure 31. Flash Programmer

Upon successful completion of the Flash Programmer, a message similar to the following displays in the console:

```
Programmed 62KB +2KB in 1.3s (49.2KB/s)
Device contents checksummed OK
Leaving target processor paused
```

#### **Running the Software**

Finally, run the program. Right-click on the **Tutorial\_Flash** folder, and select **Run As > Nios II Hardware**. Wait for the program to build. Upon successful completion, a message similar to the following text displays in the **Console** pane:

nios2-terminal: connected to hardware target using JTAG UART on cable nios2-terminal: "USB-Blaster [USB-0]", device 1, instance 0 nios2-terminal: (Use the IDE stop button or Ctrl-C to terminate)

The DE2 board should be running the program. If the sample code was used, the LCD should display:

You Are AWESOME! LCD Works ###

The seven-segment displays count in hexadecimal, and the green LEDs count in binary. If a switch is switched to the up position, the red LED above the switch turns on. If the pushbutton KEY0 is pressed, all of the devices count down instead of up. If KEY1 is pressed, the devices resume counting up. Each time KEY2 is pressed, the devices count incrementally faster. Likewise, each time KEY3 is pressed, the devices count incrementally slower.

If any changes are made to the code, save the file, and load the new code into the flash. This is done by selecting **File > Save All**, and then by selecting **Tools > Flash Programmer**. The Flash Programmer is already set up, so simply click the **Program Flash** button at the bottom of the window. Select the **C/C++ Projects** pane, right-click on the **Tutorial\_Flash** folder, and select **Run As > Nios II Hardware**. The new code then runs.

### Conclusion

This application note explains how to set up a Nios II system that uses the flash memory on Terasic Technologies, Inc.'s DE2 board. The LCD controller, pushbuttons, seven-segment displays, switches, and red and green LEDs on the DE2 board are also used.

# **Additional Information**

Getting Started with Altera's DE2 Board. Altera Corporation. 2008.
DE2 User Manual. Altera Corporation. 2005.
Nios II Processor Reference Handbook. Altera Corporation. 2009.
Nios II Software Developer's Handbook. Altera Corporation. 2009.
Quartus II Handbook, Volume 5: Embedded Peripherals. Altera Corporation. 2009.

# Disclaimer

This document is for informational use only and is subject to change without prior notice. Digi-Key makes no commitment to update or keep current the information contained herein. Digi-Key does not guarantee or warrant that any information provided is accurate, complete, or correct and disclaims any and all liability associated with the use of the information contained herein. The use of this information and Digi-Key's liability is subject to Digi-Key's standard Terms & Conditions which can be found at www.digi-key.com by clicking on the Terms & Conditions link at the bottom of the web page.

No license, whether express, implied, arising by estoppel or otherwise is granted under any intellectual property or other rights of Digi-Key or others.

# Trademarks

DIGI-KEY<sup>®</sup> is a registered trademark of Digi-Key Corporation. All other trademarks, service marks and product names contained herein are the sole property of their respective owner and their use is for informational purposes only and does not imply any endorsement, recommendation, sponsorship or approval by the trademark owner of the contents.

# Copyright

Use of this document is limited to customer's internal business use for the evaluation and purchase of products. No permission is granted to the user to copy, print, store, distribute, transmit, display in public or modify the content of this document in any way for any other purpose.

© Copyright 2009 Digi-Key Corporation. All rights reserved.