The GTLP36T612 is an 36-bit universal bus transceiver which provides LVTTL to GTLP signal level translation. It allows for transparent, latched and clocked ...
36-Bit LVTTL/GTLP Universal Bus Transceiver · GTLP36T612 datasheet pdf Fairchild Semiconductor Download GTLP36T612 datasheet from
The GTLP36T612 is an 36-bit universal bus transceiver which provides LVTTL to GTLP signal level translation. It allows for transparent, latched and clocked ...
€16.43
GTLP36T612GX ; Mounting Type. Surface Mount ; Package / Case. 114-LFBGA ; Supplier Device Package. 114-FBGA (16x5.5) ; Base Product Number. GTLP36T612 ; Link ...
No Preview Available ! ... control. The edge rate control minimizes bus settling time. ... ning Transistor logic (GTL) JEDEC standard JESD8-3. ... threshold is 1.0V.
It allows for transparent, latched and clocked modes of data transfer. The device provides a high speed interface for cards operating at LVTTL logic levels and ...
GTLP36T612 series- 36-Bit LVTTL/GTLP Universal Bus Transceiver from Fairchild Semiconductor datasheet.
GTLP36T612 · FAIRCHILD-GTLP36T612 Datasheet 78Kb / 8P, 36-Bit LVTTL/GTLP Universal Bus Transceiver. logo. Texas Instruments, SN74GTLPH16912 · TI-SN74GTLPH16912 ...
GTLP36T612 datasheet, GTLP36T612 pdf, GTLP36T612 DataSheet ...
datasheetspdf.com › datasheet › search
GTLP36T612 DataSheet PDF. Part Number, Description. Fairchild Semiconductor GTLP36T612 Fairchild Semiconductor, 36-Bit LVTTL/GTLP Universal Bus Transceiver ...
The GTLP36T612 is an 36-bit universal bus transceiver which provides LVTTL to GTLP signal level translation. It allows for transparent, latched and clocked ...