






DUAL CHANNEL SYNCHRONIZED CURRENT-MODE PWM

FEATURES

- Single Oscillator Synchronizes Two PWMs
- 150-μA Startup Supply Current
- 2-mA Operating Supply Current
- Operation to 1 MHz
- Internal Soft-Start
- Full-Cycle Fault Restart
- Internal Leading-Edge Blanking of the Current Sense Signal
- 1-A Totem Pole Outputs
- 75-ns Typical Response from Current Sense to Output
- 1.5% Tolerance Voltage Reference
- Two UVLO Options



(TOP VIEW) SYNC 16 ст 🗆 15 ☐ REF RT \square 3 14 **■ ENABLE2** FB1 □ 13 □□ FB2 COMP1 □ 5 12 ☐ COMP2 CS1 □□ 11 ☐ CS2 OUT1 \square 10 T OUT2 GND □ 9 □ PWRGND


DW PACKAGE

DESCRIPTION

The UCC3810 and UCC3811 are high-speed BiCMOS integrated circuits implementing two synchronized pulse width modulators for use in off-line and dc-to-dc power supplies. The UCC381x family provides perfect synchronization between two PWMs by using the same oscillator. The oscillator's sawtooth waveform can be used for slope compensation if required.

Using a toggle flip-flop to alternate between modulators, the UCC3810 ensures that one PWM does not slave, interfere, or otherwise affect the other PWM. This toggle flip- flop also ensures that each PWM is limited to 50% maximum duty cycle, insuring adequate off-time to reset magnetic elements. This device contains many of the same elements of the UC3842 current mode controller family, combined with the enhancements of the UCC3802. This minimizes power supply parts count. Enhancements include leading edge blanking of the current sense signals, full cycle fault restart, CMOS output drivers, and outputs which remain low even when the supply voltage is removed.

ERROR AMPLIFIER GAIN AND PHASE vs FREQUENCY



ORDERING INFORMATION

ТЈ	UVLO THRE	SHOLD (V)	PACKAGED DEVICES(1)		
	START	STOP	SOP (DW)	PDIP (N)	
–40°C to 85°C	11.3	8.3	UCC2810DW (16)	UCC2810N (16)	
	8.4	7.0	UCC2811DW (16)	UCC2811N (16)	
0°C to 70°C	11.3	8.3	UCC3810DW (16)	UCC3810N (16)	
	8.4	7.0	UCC3811DW (16)	UCC3811N (16)	

⁽¹⁾ All packages are available taped and reeled (indicated by the R suffix on the device type e.g., UCC2810JR)


ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range unless otherwise noted(1)(3)

		UNIT
Supply voltage ⁽²⁾ , V _{CC}	11	V
Supply current, I _{CC}	20	mA
Output peak current, OUT1, OUT2, 5% duty cycle	±1	Α
Output energy, OUT1, OUT2, capacitive load	20	μJ
Analog inputs, FB1, FB2, CS1, CS2, SYNC	-0.3 to 6.3	V
Operating junction temperature, T _J	150	°C
Storage temperature range, T _{Stg}	-65 to 150	°C
Lead temperature (soldering, 10 sec)	300	°C

- (1) Currents are positive into, negative out of the specified terminal. All voltages are with respect to GND.
- (2) In normal operation, V_{CC} is powered through a current-limiting resistor. Absolute maximum of 11 V applies when driven from a low impedance such that the V_{CC} current does not exceed 20 mA.
- (3) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

BLOCK DIAGRAM





ELECTRICAL CHARACTERISTICS

All parameters are the same for both channels, $-40^{\circ}C \leq T_A \leq 85^{\circ}C$ for the UCC281x, $0^{\circ}C \leq T_A \leq 70^{\circ}C$ for the UCC381x, $V_{CC} = 10~V^{(1)}$; $R_T = 150~k\Omega$, $C_T = 120~pF$; no load; $T_A = T_J$; (unless otherwise specified)

PARAMETER		TEST CO	TEST CONDITIONS		TYP	MAX	UNIT
REFE	RENCE						
	2	T _J = 25°C	T _J = 25°C			5.075	
VCC	Output voltage	T _J = full range,	0 mA ≤ I _{REF} ≤ 5 mA	4.85	5.00	5.10	V
	Load regulation	0 mA ≤ I _{REF} ≤ 5 mA	1		5	25	
	Line regulation	UVLO stop threshold $0.5 \text{ V} \le \text{V}_{CC} \le \text{V}_{SHL}$	UVLO stop threshold voltage, 0.5 V ≤ V _{CC} ≤ V _{SHUNT}		12		mV
	Output noise voltage(7)	10 Hz < f < 10 kHz,	T _J = 25°C		235		μV
	Long term stability(7)	T _A = 125°C,	1000 hours		5		mV
IO(SC)	Output short circuit current				-8	-25	mA
OSCIL	LATOR						
	2 11 (2)	$R_T = 30 \text{ k}\Omega$	C _T = 120 pF	860	980	1100	kHz
tosc	Oscillator frequency(2)	$R_T = 150 \text{ k}\Omega$	C _T = 120 pF	190	220	250	
	Temperature stability ⁽⁷⁾				2.5%		
	Peak voltage				2.5		
	Valley voltage				0.05		
	Peak-to-peak amplitude			2.25	2.45	2.65	V
	SYNC threshold voltage			0.80	1.65	2.20	
	SYNC input current	SYNC = 5 V			30		μΑ
ERRO	R AMPLIFIER						
V_{FB}	FB input voltage	COMP = 2.5 V		2.44	2.50	2.56	V
I _{FB}	FB input bias current					±1	μΑ
	Open loop voltage gain			60	73		dB
fGAIN	Unity gain bandwidth(7)				2		MHz
ISINK	Sink current, COMP	FB = 2.7 V,	COMP = 1 V	0.3	1.4	3.5	A
ISRCE	Source current, COMP	FB = 1.8 V,	COMP = 4 V	-0.2	-0.5	-0.8	mA
	Minimum duty cycle	COMP = 0 V				0%	
Soft-start rise time, COMP		FB = 1.8 V, rise from 0.5 V to (RE	EF – 1.5 V)		5		ms

- (1) For UCC3810, adjust V_{CC} above the start threshold before setting at 10 V.
- (2) Oscillator frequency is twice the output frequency. f $_{OSC} = \frac{4}{R_T \times C_T}$
- (3) Current sense gain A is defined by: A = $\frac{\Delta V_{COMP}}{\Delta V_{CS}}$, 0 V \leq V_{CS} \leq 0.8 V.
- (4) Parameter measured at trip point of latch with FB = 0 V.
- (5) CS blank time is measured as the difference between the minimum non-zero on-time and the CS-to-OUT delay.
- (6) Start threshold voltage and V_{CC} internal zener voltage track each other.
- (7) Ensured by design. Not production tested.



ELECTRICAL CHARACTERISTICS

 $-40^{\circ}C \leq T_{A} \leq 85^{\circ}C \text{ for the UCC281X, } 0^{\circ}C \leq T_{A} \leq 70^{\circ}C \text{ for the UCC381X, } V_{CC} = 10 \text{ V}^{(1)} \text{ ; } R_{T} = 150 \text{ k}\Omega \text{, } C_{T} = 120 \text{ pF; } no \text{ load; } T_{A} = T_{J} \text{; all parameters are the same for both channels (unless otherwise specified)}$

	PARAMETER		TEST	CONDITIONS	MIN	TYP	MAX	UNIT	
CURF	RENT SENSE								
	Gain(3)				1.20	1.55	1.80	V/V	
	Maximum input signal ⁽⁴⁾		COMP = 5 V		0.9	1.0	1.1	V	
Ics	Input bias current, CS						±200	nA	
	Propagation delay time (CS to OI	JT)	CS steps from 0 V COMP = 2.5 V	to 1.2 V,		75		ns	
	Blank time, CS(5)					55		-	
	Overcurrent threshold voltage, C	3			1.35	1.55	1.85		
	COMP-to-CS offset voltage		CS = 0 V		0.45	0.90	1.35	V	
PWM					•				
			$R_T = 150 \text{ k}\Omega$,	C _T = 120 pF	45%	49%	50%		
	Maximum duty cycle ⁽⁷⁾		$R_T = 30 \text{ k}\Omega$	C _T = 120 pF	40%	45%	48%		
	Minimum on-time		CS = 1.2 V,	COMP = 5 V		130		ns	
OUTF	TUT								
			I _{OUT} = 20 mA			0.12	0.42		
VOL	Low-level output voltage		I _{OUT} = 200 mA			0.48	1.10	V	
			I _{OUT} = 20 mA,	VCC = 0 V		0.7	1.2		
.,	V _{OH} High-level output voltage (V _{CC} – OUT)		$I_{OUT} = -20 \text{ mA}$			0.15	0.42		
VOH			I _{OUT} = -200 mA			1.2	2.3		
tR	Rise time, OUT		C _{OUT} = 1 nF			20	50		
tF	Fall time, OUT		C _{OUT} = 1 nF			30	60	ns	
UNDE	ERVOLTAGE LOCKOUT (UVLO)								
	0	UCCx810			9.6	11.3	13.2		
	Start threshold voltage	UCCx811			7.4	8.4	9.4		
	Stop threshold voltage	UCCx810			7.1	8.3	9.5	.,	
		UCCx811			6	7	8	V	
		UCCx810			1.7	3.0	4.7		
	Start-to-stop hysteresis	UCCx811			0.65	1.40	2.15		
	ENABLE2 input bias current		ENABLE2 = 0 V		-20	-35	-55	μΑ	
	ENABLE2 input threshold voltage)			0.80	1.53	2.00	٧	

- (1) For UCC3810, adjust $V_{\hbox{CC}}$ above the start threshold before setting at 10 V.
- (2) Oscillator frequency is twice the output frequency. $f_{OSC} = \frac{4}{R_T \times C_T}$
- (3) Current sense gain A, is defined by: $A = \frac{\Delta V_{COMP}}{\Delta V_{CS}}$, $0 \text{ V} \leq V_{CS} \leq 0.8 \text{ V}$.
- (4) Parameter measured at trip point of latch with FB = 0 V.
- (5) CS blank time is measured as the difference between the minimum non-zero on-time and the CS-to-OUT delay.
- (6) Start threshold voltage and V_{CC} internal zener voltage track each other.
- (7) Ensured by design. Not production tested.



ELECTRICAL CHARACTERISTICS

All parameters are the same for both channels, $-40^{\circ}C \leq T_A \leq 85^{\circ}C$ for the UCC281x, $0^{\circ}C \leq T_A \leq 70^{\circ}C$ for the UCC381x, $V_{CC} = 10~V^{(1)}$; $R_T = 150~k\Omega$, $C_T = 120~pF$; no load; $T_A = T_J$; (unless otherwise specified)

PARAMETER	TEST	TEST CONDITIONS		TYP	MAX	UNIT
OVERALL						
Startup current	V _{CC} < Start thres	nold voltage		0.15	0.25	
Operating supply current, outputs off	$V_{CC} = 10 V,$	FB = 2.75 V		2	3	
	$V_{CC} = 10 \text{ V},$ CS = 0 V,	FB = 0 V, $R_T = 150 kΩ$		3.2	5.1	mA
Operating supply current, outputs on	V _{CC} = 10 V, CS = 0 V,	FB = 0 V, $R_T = 30 \text{ k}\Omega$		8.5	14.5	
VCC internal zener voltage(6)	$I_{CC} = 10 \text{ mA}$		11.0	12.9	14.0	
VCC internal zener voltage minus start threshold voltage			0.4	1.2		V

⁽⁶⁾ Start threshold voltage and $V_{\hbox{\footnotesize{CC}}}$ internal zener voltage track each other.

Terminal Functions

TERMINAL							
NAME	NO.	1/0	DESCRIPTION				
COMP1	5	0					
COMP2	12	0	ow impedance output of the error amplifiers.				
CS1	6	ı	Current sense inputs to the PWM comparators. These inputs have leading edge blanking. For most applications, no input filtering is required. Leading edge blanking disconnects the CS inputs from all internal circuits for the first 55 ns of each PWM cycle. When used with very slow diodes or in other				
CS2	11	I	applications where the current sense signal is unusually noisy, a small current-sense R-C filter may be required.				
СТ	2	0	The timing capacitor of the oscillator. Recommended values of CT are between 100 pF and 1 nF. Connect the timing capacitor directly across CT and GND.				
ENABLE2	14	I	A logic input which disables PWM 2 when low. This input has no effect on PWM 1. This input is internally pulled high. In most applications it can be left floating. In unusually noisy applications, the input should be bypassed with a 1-nF ceramic capacitor. This input has TTL compatible thresholds.				
FB1	4	- 1	The high important investigation in the company of				
FB2	13	- 1	The high impedance inverting inputs of the error amplifiers.				
GND	8	-	To separate noise from the critical control circuits, this part has two different ground connections: GND and PWRGND. GND and PWRGND must be electrically connected together. However, use care to avoid coupling noise into GND.				
OUT1	7	0	The high-current push-pull outputs of the PWM are intended to drive power MOSFET gates through				
OUT2	10	0	a small resistor. This resistor acts as both a current limiting resistor and as a damping impedan- minimize ringing and overshoot.				
PWRGND	9	-	To separate noise from the critical control circuits, this part has two different ground connections: GND and PWRGND. GND and PWRGND must be electrically connected together.				
REF	15	0	The output of the 5-V reference. Bypass REF to GND with a ceramic capacitor \geq 0.01- μ F for best performance.				
RT	3	0	The oscillator charging current is set by the value of the resistor connected from RT to GND. This pin is regulated to 1 V, but the actual charging current is 10 V/R $_{\rm T}$. Recommended values of R $_{\rm T}$ are between 10 k Ω and 470 k Ω . For a given frequency, higher timing resistors give higher maximum duty cycle and slightly lower overall power consumption.				
SYNC	1	I	This logic input can be used to synchronize the oscillator to a free running oscillator in another part. This pin is edge triggered with TTL thresholds, and requires at least a 10-ns-wide pulse. If unused, this pin can be grounded, open circuited, or connected to REF.				
VCC	16	ı	The power input to the device. This pin supplies current to all functions including the high current output stages and the precision reference. Therefore, it is critical that VCC be directly bypassed to PWRGND with an 0.1-µF ceramic capacitor.				



APPLICATION INFORMATION

timing resistor

Supply current decreases with increased R_T by the relationship:

$$\Delta I_{CC} = \frac{11 \text{ V}}{R_{T}} \tag{1}$$

For more information, see the detailed oscillator block diagram.

leading edge blanking and current sense

Figure 1 shows how an external power stage is connected to the UCC3810/UCC3811. The gate of an external power N-channel MOSFET is connected to OUT through a small current-limiting resistor. For most applications, a $10-\Omega$ resistor is adequate to limit peak current and also practical at damping resonances between the gate driver and the MOSFET input reactance. Long gate lead length increases gate capacitance and mandates a higher series gate resistor to damp the R-L-C tank formed by the lead, the MOSFET input reactance, and the device's driver output resistance.

The UCC3810/UCC3811 features internal leading edge blanking of the current-sense signal on both current sense inputs. The blank time starts when OUT rises and continues for 55 ns. During that 55 ns period, the signal on CS is ignored. For most PWM applications, this means that the CS input can be connected to the current-sense resistor as shown in Figure 1. However, high speed grounding practices and short lead lengths are still required for good performance.




Figure 1. Detailed Block Diagram

oscillator

The UCC3810/UCC3811 oscillator generates a sawtooth wave at CT. The sawtooth rise time is set by the resistor from RT to GND. Since R_T is biased at 1 V, the current through R_T is 1 V/ R_T . The actual charging current is 10 times higher. The fall time is set by an internal transistor on-resistance of approximately 100 Ω . During the fall time, all outputs are off and the maximum duty cycle is reduced to below 50%. Larger timing capacitors increase the discharge time and reduce frequency. However, the percentage maximum duty cycle is only a function of the timing resistor R_T , and the internal 100- Ω discharge resistance.



APPLICATION INFORMATION

error amplifier output stage

The UCC3810 and UCC3811 error amplifiers are operational amplifiers with low-output resistance and high-input resistance. The output stage of one error amplifier is shown in Figure 3. This output stage allows the error amplifier output to swing close to GND and as high as one diode drop below 5 V with little loss in amplifier performance.




Figure 2. Oscillator




Figure 3. Error Amplifier Output Stage



Gain (dB)

TYPICAL CHARACTERISTICS

ERROR AMPLIFIER GAIN AND PHASE FREQUENCY 80 60 135 Phase 40 90 Phase Gain 20 45 0 0 -20 10k 100k 1M 10M



Frequency (Hz)

Figure 4

TEMPERATURE






Figure 6





MAXIMUM DUTY CYCLE





TYPICAL CHARACTERISTICS









Figure 10. Typical Application



DW (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

16 PINS SHOWN




NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013

J (R-GDIP-T**)

14 LEADS SHOWN

CERAMIC DUAL-IN-LINE




- NOTES: A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. This package is hermetically sealed with a ceramic lid using glass frit.
 - D. Index point is provided on cap for terminal identification.
 - E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, and GDIP1-T20



N (R-PDIP-T**)

16 PINS SHOWN

PLASTIC DUAL-IN-LINE PACKAGE



- NOTES: A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. Falls within JEDEC MS-001 (20-pin package is shorter than MS-001).

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated