


TLV5639C, TLV5639I

2.7 V TO 5.5 V LOW POWER 12-BIT DIGITAL-TO-ANALOG CONVERTERS WITH INTERNAL REFERENCE AND POWER DOWN

SLAS189 – MARCH 1999

- 12-Bit Voltage Output DAC
- Programmable Internal Reference
- Programmable Settling Time vs Power Consumption
 - 1 μ s in Fast Mode
 - 3.5 μ s in Slow Mode
- Compatible With TMS320
- Differential Nonlinearity . . . <0.5 LSB Typ
- Voltage Output Range . . . 2x the Reference Voltage
- Monotonic Over Temperature

DW OR PW PACKAGE
(TOP VIEW)



applications

- Digital Servo Control Loops
- Digital Offset and Gain Adjustment
- Industrial Process Control
- Machine and Motion Control Devices
- Mass Storage Devices

description

The TLV5639 is a 12-bit voltage output digital-to-analog converter (DAC) with a microprocessor compatible parallel interface. It is programmed with a 16-bit data word containing 4 control and 12 data bits. Developed for a wide range of supply voltages, the TLV5639 can be operated from 2.7 V to 5.5 V.

The resistor string output voltage is buffered by a x2 gain rail-to-rail output buffer. The buffer features a Class AB output stage to improve stability and reduce settling time. The programmable settling time of the DAC allows the designer to optimize speed versus power dissipation. Because of its ability to source up to 1 mA, the internal reference can also be used as a system reference. With its on-chip programmable precision voltage reference, the TLV5639 simplifies overall system design. The settling time and the reference voltage can be chosen by the control bits within the 16-bit data word.

Implemented with a CMOS process, the device is designed for single supply operation from 2.7 V to 5.5 V. It is available in 20-pin SOIC and TSSOP packages in standard commercial and industrial temperature ranges.

AVAILABLE OPTIONS

T _A	PACKAGE	
	SOIC (DW)	TSSOP (PW)
0°C to 70°C	TLV5639CDW	TLV5639CPW
-40°C to 85°C	TLV5639IDW	TLV5639IPW



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1999, Texas Instruments Incorporated

TLV5639C, TLV5639I
2.7 V TO 5.5 V LOW POWER 12-BIT DIGITAL-TO-ANALOG
CONVERTERS WITH INTERNAL REFERENCE AND POWER DOWN

SLAS189 – MARCH 1999

functional block diagram



Terminal Functions

TERMINAL NAME	NO.	I/O/P	DESCRIPTION
AGND	14	P	Ground
CS	18	I	Chip select. Digital input active low, used to enable/disable inputs
D0 – D11	1 – 10, 19, 20	I	Data input
LDAC	16	I	Load DAC. Digital input active low, used to load DAC output
OUT	13	O	DAC analog voltage output
REG	15	I	Register select. Digital input, used to access control register
REF	12	I/O	Analog reference voltage input/output
VDD	11	P	Positive power supply
WE	17	I	Write enable. Digital input active low, used to latch data

TLV5639C, TLV5639I
2.7 V TO 5.5 V LOW POWER 12-BIT DIGITAL-TO-ANALOG
CONVERTERS WITH INTERNAL REFERENCE AND POWER DOWN

SLAS189 – MARCH 1999

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage (V_{DD} to AGND)	7 V
Reference input voltage range	– 0.3 V to $V_{DD} + 0.3$ V
Digital input voltage range	– 0.3 V to $V_{DD} + 0.3$ V
Operating free-air temperature range, T_A : TLV5639C	0°C to 70°C
TLV5639I	–40°C to 85°C
Storage temperature range, T_{stg}	–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V_{DD}	$V_{DD} = 5$ V	4.5	5	5.5	V
	$V_{DD} = 3$ V	2.7	3	3.3	V
Power on threshold voltage, POR		0.55		2	V
High-level digital input voltage, V_{IH}	$V_{DD} = 2.7$ V to 5.5 V	2			V
Low-level digital input voltage, V_{IL}	$V_{DD} = 2.7$ V to 5.5 V			0.8	V
Reference voltage, V_{ref} to REF terminal	$V_{DD} = 5$ V (see Note 1)	AGND	2.048	$V_{DD} - 1.5$	V
Reference voltage, V_{ref} to REF terminal	$V_{DD} = 3$ V (see Note 1)	AGND	1.024	$V_{DD} - 1.5$	V
Load resistance, R_L		2			k Ω
Load capacitance, C_L				100	pF
Operating free-air temperature, T_A	TLV5639C	0		70	°C
	TLV5639I	–40		85	

NOTE 1: Due to the x2 output buffer, a reference input voltage $\geq V_{DD}/2$ causes clipping of the transfer function. The output buffer of the internal reference must be disabled, if an external reference is used.



TLV5639C, TLV5639I
2.7 V TO 5.5 V LOW POWER 12-BIT DIGITAL-TO-ANALOG
CONVERTERS WITH INTERNAL REFERENCE AND POWER DOWN

SLAS189 – MARCH 1999

electrical characteristics over recommended operating free-air temperature range, $V_{ref} = 2.048\text{ V}$, $V_{ref} = 1.024\text{ V}$ (unless otherwise noted)

power supply

PARAMETER		TEST CONDITIONS			MIN	TYP	MAX	UNIT	
I _{DD}	Power supply current	No load, All inputs = AGND or V _{DD} , DAC latch = 0x800	V _{DD} = 5 V	REF on	Fast	2.3	2.8	mA	
					Slow	1.3	1.6	mA	
				REF off	Fast	1.9	2.4	mA	
					Slow	0.9	1.2	mA	
				V _{DD} = 3 V	REF on	Fast	2.1	2.6	mA
					Slow	1.2	1.5	mA	
			REF off		Fast	1.8	2.3	mA	
					Slow	0.9	1.1	mA	
Power down supply current					0.01	1	μA		
PSRR	Power supply rejection ratio	Zero scale, See Note 2, External reference				-60		dB	
		Full scale, See Note 3, External reference				-60			

- NOTES: 2. Power supply rejection ratio at zero scale is measured by varying V_{DD} and is given by:
 $PSRR = 20 \log [(E_{ZS}(V_{DDmax}) - E_{ZS}(V_{DDmin})) / V_{DDmax}]$
 3. Power supply rejection ratio at full scale is measured by varying V_{DD} and is given by:
 $PSRR = 20 \log [(E_G(V_{DDmax}) - E_G(V_{DDmin})) / V_{DDmax}]$

static DAC specifications

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Resolution			12		bits
INL	Integral nonlinearity, end point adjusted	R _L = 10 kΩ, C _L = 100 pF, See Note 4		±1.2	±3	LSB
DNL	Differential nonlinearity	R _L = 10 kΩ, C _L = 100 pF, See Note 5		±0.3	±0.5	LSB
E _{ZS}	Zero-scale error (offset error at zero scale)	See Note 6			±12	LSB
E _{ZS TC}	Zero-scale-error temperature coefficient	See Note 7		20		ppm/°C
E _G	Gain error	See Note 8			±0.3	% full scale V
E _{G TC}	Gain error temperature coefficient	See Note 9		20		ppm/°C

- NOTES: 4. The relative accuracy or integral nonlinearity (INL) sometimes referred to as linearity error, is the maximum deviation of the output from the line between zero and full scale excluding the effects of zero code and full-scale errors (see text).
 5. The differential nonlinearity (DNL) sometimes referred to as differential error, is the difference between the measured and ideal 1 LSB amplitude change of any two adjacent codes. Monotonic means the output voltage changes in the same direction (or remains constant) as a change in the digital input code.
 6. Zero-scale error is the deviation from zero voltage output when the digital input code is zero (see text).
 7. Zero-scale-error temperature coefficient is given by: $E_{ZS TC} = [E_{ZS}(T_{max}) - E_{ZS}(T_{min})] / 2V_{ref} \times 10^6 / (T_{max} - T_{min})$.
 8. Gain error is the deviation from the ideal output (2V_{ref} - 1 LSB) with an output load of 10 k excluding the effects of the zero-error.
 9. Gain temperature coefficient is given by: $E_G TC = [E_G(T_{max}) - E_G(T_{min})] / 2V_{ref} \times 10^6 / (T_{max} - T_{min})$.

output specifications

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _O	Output voltage	R _L = 10 kΩ		V _{DD} -0.4		V
	Output load regulation accuracy	V _O = 4.096 V, 2.048 V R _L = 2 kΩ			±0.29	% full scale V



TLV5639C, TLV5639I
**2.7 V TO 5.5 V LOW POWER 12-BIT DIGITAL-TO-ANALOG
 CONVERTERS WITH INTERNAL REFERENCE AND POWER DOWN**

SLAS189 – MARCH 1999

electrical characteristics over recommended operating free-air temperature range, $V_{ref} = 2.048\text{ V}$, $V_{ref} = 1.024\text{ V}$ (unless otherwise noted) (Continued)

reference pin configured as output (REF)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{ref}(OUTL)$ Low reference voltage		1.003	1.024	1.045	V
$V_{ref}(OUTH)$ High reference voltage	$V_{DD} > 4.75\text{ V}$	2.027	2.048	2.069	V
$I_{ref}(\text{source})$ Output source current				1	mA
$I_{ref}(\text{sink})$ Output sink current		-1			mA
PSRR Power supply rejection ratio			-48		dB

reference pin configured as input (REF)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_I Input voltage		0	$V_{DD}-1.5$		V
R_I Input resistance			10		M Ω
C_I Input capacitance			5		pF
Reference input bandwidth	REF = 0.2 V_{pp} + 1.024 V dc	Fast	900		kHz
		Slow	500		
Harmonic distortion, reference input	REF = 1 V_{pp} + 2.048 V dc, $V_{DD} = 5\text{ V}$	10 kHz	Fast	-87	dB
			Slow	-77	
		50 kHz	Fast	-74	dB
			Slow	-61	
		100 kHz	Fast	-66	dB
		Reference feedthrough	REF = 1 V_{pp} at 1 kHz + 1.024 V dc (see Note 10)		-80

NOTE 10: Reference feedthrough is measured at the DAC output with an input code = 0x000.

digital inputs

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I_{IH} High-level digital input current	$V_I = V_{DD}$			1	μA
I_{IL} Low-level digital input current	$V_I = 0\text{ V}$	-1			μA
C_i Input capacitance			8		pF

TLV5639C, TLV5639I
2.7 V TO 5.5 V LOW POWER 12-BIT DIGITAL-TO-ANALOG
CONVERTERS WITH INTERNAL REFERENCE AND POWER DOWN

SLAS189 – MARCH 1999

operating characteristics over recommended operating free-air temperature range, $V_{ref} = 2.048\text{ V}$, and $V_{ref} = 1.024\text{ V}$, (unless otherwise noted)

analog output dynamic performance

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
$t_s(\text{FS})$	Output settling time, full scale	$R_L = 10\text{ k}\Omega$, See Note 11	$C_L = 100\text{ pF}$,	Fast	1	3	μs
				Slow	3.5	7	
$t_s(\text{CC})$	Output settling time, code to code	$R_L = 10\text{ k}\Omega$, See Note 12	$C_L = 100\text{ pF}$,	Fast	0.5	1.5	μs
				Slow	1	2	
SR	Slew rate	$R_L = 10\text{ k}\Omega$, See Note 13	$C_L = 100\text{ pF}$,	Fast	6	10	$\text{V}/\mu\text{s}$
				Slow	1.2	1.7	
Glitch energy		$\overline{\text{DIN}} = 0\text{ to }1$, $\overline{\text{CS}} = V_{DD}$	$f_{\text{CLK}} = 100\text{ kHz}$,	5		$\text{nV}\cdot\text{S}$	
SNR	Signal-to-noise ratio	$f_s = 480\text{ kSPS}$, $f_{\text{out}} = 1\text{ kHz}$, $f_B = 20\text{ kHz}$, $R_L = 10\text{ k}\Omega$, $C_L = 100\text{ pF}$		73	78	dB	
SINAD	Signal-to-noise + distortion			61	67		
THD	Total harmonic distortion			-69	-62		
SFDR	Spurious free dynamic range			63	74		

NOTES: 11. Settling time is the time for the output signal to remain within $\pm 0.5\text{ LSB}$ of the final measured value for a digital input code change of $0x020$ to $0xFDF$ or $0xFDF$ to $0x020$.

12. Settling time is the time for the output signal to remain within $\pm 0.5\text{ LSB}$ of the final measured value for a digital input code change of one count.

13. Slew rate determines the time it takes for a change of the DAC output from 10% to 90% full-scale voltage.

digital input timing requirements

		MIN	NOM	MAX	UNIT
$t_{su}(\overline{\text{CS}}-\overline{\text{WE}})$	Setup time, $\overline{\text{CS}}$ low before negative $\overline{\text{WE}}$ edge	15			ns
$t_{su}(\text{D})$	Setup time, data ready before positive $\overline{\text{WE}}$ edge	10			ns
$t_{su}(\text{R})$	Setup time, REG ready before positive $\overline{\text{WE}}$ edge	20			ns
$t_h(\text{DR})$	Hold time, data and REG held valid after positive $\overline{\text{WE}}$ edge	5			ns
$t_{su}(\overline{\text{WE}}-\overline{\text{LD}})$	Setup time, positive $\overline{\text{WE}}$ edge before $\overline{\text{LDAC}}$ low	5			ns
$t_{wH}(\overline{\text{WE}})$	Pulse duration, $\overline{\text{WE}}$ high	20			ns
$t_{wL}(\overline{\text{LD}})$	Pulse duration, $\overline{\text{LDAC}}$ low	23			ns



PARAMETER MEASUREMENT INFORMATION




Figure 1. Timing Diagram

TYPICAL CHARACTERISTICS

DIFFERENTIAL NONLINEARITY ERROR




Figure 2

INTEGRAL NONLINEARITY ERROR




Figure 3

TYPICAL CHARACTERISTICS

**MAXIMUM OUTPUT VOLTAGE
 vs
 LOAD CURRENT**




Figure 4

**MAXIMUM OUTPUT VOLTAGE
 vs
 LOAD CURRENT**




Figure 5

**MINIMUM OUTPUT VOLTAGE
 vs
 LOAD CURRENT**




Figure 6

**MINIMUM OUTPUT VOLTAGE
 vs
 LOAD CURRENT**




Figure 7

TYPICAL CHARACTERISTICS




Figure 8




Figure 9




Figure 10

APPLICATION INFORMATION

general function

The TLV5639 is a 12-bit, single supply DAC, based on a resistor string architecture. It consists of a parallel interface, a speed and power down control logic, a programmable internal reference, a resistor string, and a rail-to-rail output buffer. The output voltage (full scale determined by reference) is given by:

$$2 \text{ REF } \frac{\text{CODE}}{0x1000} \text{ [V]}$$

Where REF is the reference voltage and CODE is the digital input value in the range 0x000 to 0xFFF. A power on reset initially puts the internal latches to a defined state (all bits zero).

parallel interface

The device latches data on the positive edge of $\overline{\text{WE}}$. It must be enabled with $\overline{\text{CS}}$ low. Whether the data is written to the DAC holding latch or the control register depends on REG. REG = 0 selects the DAC holding latch, REG = 1 selects the control register. $\overline{\text{LDAC}}$ low updates the DAC with the value in the holding latch. $\overline{\text{LDAC}}$ is an asynchronous input and can be held low, if a separate update is not necessary. However, to control the DAC using the load feature, there should be approximately a 5 ns delay after the positive $\overline{\text{WE}}$ edge before driving $\overline{\text{LDAC}}$ low.




Figure 11

data format

The TLV5639 writes data either to the DAC holding latch or to the control register, depending on the level of the REG input.

Data destination:

- REG = 0 → DAC holding latch
- REG = 1 → control register

APPLICATION INFORMATION

The following table lists the meaning of the bits within the control register:

D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
X	X	X	X	X	X	X	REF1	REF0	X	PWR	SPD
X†	X†	X†	X†	X†	X†	X†	0†	0†	X†	0†	0†

† Default values

X: don't care

SPD: Speed control bit 1 → fast mode 0 → slow mode

PWR: Power control bit 1 → power down 0 → normal operation

REF1 and REF0 determine the reference source and the reference voltage.

REFERENCE BITS

REF1	REF0	REFERENCE
0	0	External
0	1	2.048 V
1	0	1.024 V
1	1	External

If an external reference voltage is applied to the REF pin, external reference must be selected.

linearity, offset, and gain error using single end supplies

When an amplifier is operated from a single supply, the voltage offset can still be either positive or negative. With a positive offset, the output voltage changes on the first code change. With a negative offset the output voltage may not change with the first code depending on the magnitude of the offset voltage.

The output amplifier attempts to drive the output to a negative voltage. However, because the most negative supply rail is ground, the output cannot drive below ground and clamps the output at 0 V.

The output voltage remains at zero until the input code value produces a sufficient positive output voltage to overcome the negative offset voltage, resulting in the transfer function shown in Figure 12.




Figure 12. Effect of Negative Offset (Single Supply)

This offset error, not the linearity error, produces this breakpoint. The transfer function would have followed the dotted line if the output buffer could drive below the ground rail.

For a DAC, linearity is measured between zero input code (all inputs 0) and full scale code (all inputs 1) after offset and full scale are adjusted out or accounted for in some way. However, single supply operation does not allow for adjustment when the offset is negative due to the breakpoint in the transfer function. So the linearity is measured between full scale code and the lowest code that produces a positive output voltage.

APPLICATION INFORMATION

TLV5639 interfaced to TMS320C203 DSP

hardware interface

Figure 13 shows an example of the connection between the TLV5639 and the TMS320C203 DSP. The only other device that is needed in addition to the DSP and the DAC is the 74AC138 address decoding circuit. Using this configuration, the DAC data is at address 0x0084 and the DAC control word is at address 0x0085 within the I/O memory space of the TMS320C203.

$\overline{\text{LDAC}}$ is tied low so that the output voltage is updated on the rising $\overline{\text{WE}}$ edge.




Figure 13. TLV5639 to TMS320C203 DSP Interface Connection

software

Writing data or control information to the TLV5639 is done using a single command. For example, the line of code which reads:

```
out 62h, dac_ctrl
```

writes the contents of address 0x0062 to the I/O address equated to `dac_ctrl` (0x0085, the address where the DAC control register has been mapped).

The following code shows how to set the DAC up to use the internal reference and operate in FAST mode by a write to the control register. Timer interrupts are then enabled and repeatedly generated every 205 μs to provide a timebase for synchronizing the waveform generation. In this example, the waveform is generated by simply incrementing a counter and outputting the counter value to the DAC data word once every timer interrupt. This results in a saw waveform.

TLV5639C, TLV5639I
2.7 V TO 5.5 V LOW POWER 12-BIT DIGITAL-TO-ANALOG
CONVERTERS WITH INTERNAL REFERENCE AND POWER DOWN
SLAS189 – MARCH 1999

APPLICATION INFORMATION

```
; File:          RAMP.ASM
; Function:      ramp generation with TLV5639
; Processors:   TMS320C203
; © 1999 Texas Instruments

;----- I/O and memory mapped regs -----
        .include "regs.asm"
dac_data .equ 0084h
dac_ctrl .equ 0085h

;----- vectors -----
        .ps    0h
        b     start
        b     INT1
        b     INT23
        b     TIM_ISR

-----Main Program-----
        .ps    1000h
        .entry
start:
        ldp   #0      ; set data page to 0
; disable interrupts
        setc  INTM
; disable maskable interrupts
        splk  #0ffffh, IFR
        splk  #0004h,  IMR

; set up the timer
        splk  #0000h,  60h
        splk  #0042h,  61h
        out   61h, PRD
        out   60h, TIM
        splk  #0c2fh,  62h
        out   62h,  TCR

        splk  #0011h,  62h ; set up the DAC
; SPD=1 (FAST mode) and ; REF1=1 (2.048 V internal ref enable)
        out   62h, dac_ctrl

        clrc  INTM      ; enable interrupts

; loop forever!
next    idle
b      next

----- Interrupt Service Routines-----
INT1:   ret             ; do nothing and return
INT23:  ret             ; do nothing and return
TIM_ISR:
; timer interrupt handler
        add   #1h      ; increment accumulator
        sacl  60h
        out   60h, dac_data ; write to DAC
        clrc  intm     ; re-enable interrupts
        ret             ; return from interrupt
        .END
```



TLV5639C, TLV5639I
**2.7 V TO 5.5 V LOW POWER 12-BIT DIGITAL-TO-ANALOG
 CONVERTERS WITH INTERNAL REFERENCE AND POWER DOWN**


SLAS189 – MARCH 1999

MECHANICAL DATA

DW (R-PDSO-G)**

PLASTIC SMALL-OUTLINE PACKAGE

16 PIN SHOWN



- NOTES: A. All linear dimensions are in inches (millimeters).
 B. This drawing is subject to change without notice.
 C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
 D. Falls within JEDEC MS-013

TLV5639C, TLV5639I
2.7 V TO 5.5 V LOW POWER 12-BIT DIGITAL-TO-ANALOG
CONVERTERS WITH INTERNAL REFERENCE AND POWER DOWN


SLAS189 – MARCH 1999

MECHANICAL DATA

PW (R-PDSO-G)**

PLASTIC SMALL-OUTLINE PACKAGE

14 PIN SHOWN



4040064/E 08/96

- NOTES: A. All linear dimensions are in millimeters.
 B. This drawing is subject to change without notice.
 C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
 D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.