- Controlled Baseline
 One Assembly/Test Site. One
 - One Assembly/Test Site, One Fabrication Site
- Extended Temperature Performance of -40°C to 105°C
- Enhanced Diminishing Manufacturing Sources (DMS) Support
- Enhanced Product-Change Notification
- Qualification Pedigree[†]
- Typical V_{OLP} (Output Ground Bounce)
 <0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Typical V_{OHV} (Output V_{OH} Undershoot)
 >2.3 V at V_{CC} = 3.3 V, T_A = 25°C
- Supports Mixed-Mode Voltage Operation on All Ports
- Schmitt-Trigger Circuitry on A, B, and CLR Inputs for Slow Input Transition Rates

[†] Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

description/ordering information

- Edge Triggered From Active-High or Active-Low Gated Logic Inputs
- I_{off} Supports Partial-Power-Down Mode Operation
- Retriggerable for Very Long Output Pulses, Up To 100% Duty Cycle

SCLS498 - MAY 2003

- Overriding Clear Terminates Output Pulse
- Glitch-Free Power-Up Reset on Outputs
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)



The SN74LV123A is a dual retriggerable monostable multivibrator designed for 2-V to 5.5-V V_{CC} operation.

This edge-triggered multivibrator features output pulse-duration control by three methods. In the first method, the \overline{A} input is low, and the B input goes high. In the second method, the B input is high, and the \overline{A} input goes low. In the third method, the \overline{A} input is low, the B input is high, and the clear (\overline{CLR}) input goes high.

The output pulse duration is programmable by selecting external resistance and capacitance values. The external timing capacitor must be connected between C_{ext} and R_{ext}/C_{ext} (positive) and an external resistor connected between R_{ext}/C_{ext} and V_{CC} . To obtain variable pulse durations, connect an external variable resistance between R_{ext}/C_{ext} and V_{CC} . The output pulse duration also can be reduced by taking CLR low.

Pulse triggering occurs at a particular voltage level and is not directly related to the transition time of the input pulse. The \overline{A} , B, and \overline{CLR} inputs have Schmitt triggers with sufficient hysteresis to handle slow input transition rates with jitter-free triggering at the outputs.

ORDERING INFORMATION

TA	PACKAGE [‡]		ORDERABLE PART NUMBER	TOP-SIDE MARKING
–40°C to 105°C	TSSOP – PW Tape and reel S		SN74LV123ATPWREP	L123AEP

Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2003, Texas Instruments Incorporated

SCLS498 - MAY 2003

description/ordering information (continued)

Once triggered, the basic pulse duration can be extended by retriggering the gated low-level-active (\overline{A}) or high-level-active (B) input. Pulse duration can be reduced by taking CLR low. The input/output timing diagram illustrates pulse control by retriggering the inputs and early clearing.

During power up, Q outputs are in the low state, and \overline{Q} outputs are in the high state. The outputs are glitch free, without applying a reset pulse.

This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

FUNCTION TABLE (each multivibrator)							
	INPUTS OUTPUTS						
CLR	Ā	в	Q	Q			
L	Х	Х	L	Н			
х	Н	Х	L†	н†			
х	Х	L	L†	н†			
н	L	\uparrow	л	U			
н	\downarrow	н	л	U			
\uparrow	L	Н	л	U			
t These	outouts	are	hased	on the			

outputs are based Inese assumption that the indicated steady-state conditions at the A and B inputs have been set up long enough to complete any pulse started before the setup.

logic diagram, each multivibrator (positive logic)





SCLS498 - MAY 2003

input/output timing diagram



absolute maximum ratings over operating free-air temperature (unless otherwise noted)[†]

Supply voltage range, V _{CC}	0.5 V to 7 V
Input voltage range, V _I (see Note 1)	\ldots -0.5 V to 7 V
Voltage range applied to any output in the high-impedance	
or power-off state, V _O (see Note 1)	$\ldots~$ –0.5 V to 7 V
Output voltage range in high or low state, V _O (see Notes 1 and 2)0.5	V to V_{CC} + 0.5 V
Output voltage range in power-off state, VO (see Note 1)	\ldots -0.5 V to 7 V
Input clamp current, I _{IK} (V _I < 0)	–20 mA
Output clamp current, I_{OK} (V _O < 0 or V _O > V _{CC})	±50 mA
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	±25 mA
Continuous current through V _{CC} or GND	±50 mA
Package thermal impedance, θ_{JA} (see Note 3)	113°C/W
Storage temperature range, T _{stg}	. –65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

- 2. This value is limited to 5.5 V maximum.
- 3. The package thermal impedance is calculated in accordance with JESD 51-7.



SCLS498 - MAY 2003

recommended operating conditions (see Note 4)

			MIN	MAX	UNIT	
VCC	Supply voltage		2	5.5	V	
		$V_{CC} = 2 V$	1.5			
	Ligh lovel input voltage	V_{CC} = 2.3 V to 2.7 V	$V_{CC} \times 0.7$			
VIH	High-level input voltage	V _{CC} = 3 V to 3.6 V	$V_{CC} \times 0.7$		v	
		V_{CC} = 4.5 V to 5.5 V	$V_{CC} \times 0.7$			
		$V_{CC} = 2 V$		0.5		
V	Low lovel input veltage	V_{CC} = 2.3 V to 2.7 V		$V_{\mbox{CC}} \times 0.3$	V	
۷IL	Low-level input voltage	V _{CC} = 3 V to 3.6 V		$V_{CC} imes 0.3$	v	
		$V_{CC} = 4.5 V \text{ to } 5.5 V$		$V_{CC} imes 0.3$		
VI	Input voltage		0	5.5	V	
Vo	Output voltage		0	VCC	V	
		$V_{CC} = 2 V$		-50	μΑ	
	High-level output current	V_{CC} = 2.3 V to 2.7 V		-2	mA	
ЮН		V _{CC} = 3 V to 3.6 V		-6		
		$V_{CC} = 4.5 V \text{ to } 5.5 V$		-12		
		$V_{CC} = 2 V$		50	μA	
		V_{CC} = 2.3 V to 2.7 V		2		
IOL		V _{CC} = 3 V to 3.6 V		6	mA	
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		12		
Р.	External timing registeres	$V_{CC} = 2 V$	5k		0	
Rext	External timing resistance	$V_{CC} \ge 3 V$	1k		52	
C _{ext}	External timing capacitance		No res	triction	pF	
$\Delta t/\Delta V_{CC}$	Power-up ramp rate		1		ms/V	
TA	Operating free-air temperature		-40	105	°C	

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCLS498 - MAY 2003

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER	TEST CONDITIONS	VCC	MIN	TYP	MAX	UNIT		
		I _{OH} = -50 μA		2 V to 5.5 V	V _{CC} -0.1				
Val		$I_{OH} = -2 \text{ mA}$		2.3 V	2			V	
⊻ОН		I _{OH} = –6 mA		3 V	2.48			v	
		I _{OH} = -12 mA		4.5 V	3.8				
		I _{OL} = 50 μA		2 V to 5.5 V			0.1		
Vai		$I_{OL} = 2 \text{ mA}$		2.3 V			0.4	N	
VOL		$I_{OL} = 6 \text{ mA}$	3 V			0.44	v		
		I _{OL} = 12 mA		4.5 V				0.55	
	R _{ext} /C _{ext} †	$V_{I} = 5.5 \text{ V or GND}$		2 V to 5.5 V			±2.5		
Ц	\overline{A} , B, and \overline{CLR}	$V_{I} = 5.5 V \text{ or GND}$		0			±1	μA	
				0 to 5.5 V			±1		
ICC	Quiescent	$V_I = V_{CC}$ or GND,	I ^O = 0	5.5 V			20	μA	
				3 V			280	μA	
ICC	Active state	$V_{I} = V_{CC}$ or GND, Bout/Cout = 0.5 VCC		4.5 V			650		
	(per orioun)	Vext/Cext - 0.5 VCC		5.5 V			975		
loff		$V_{I} \text{ or } V_{O} = 0 \text{ to } 5.5 \text{ V}$		0			5	μΑ	
C.				3.3 V		1.9			
Ci		vI = vCC or GND		5 V		1.9		р⊦	

[†] This test is performed with the terminal in the off-state condition.

timing requirements over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

		TEST CONDITIONS			T _A = 25°C			1.41NI 1.4	MAY	LINIT
			TESTOC	NUTIONS	MIN	TYP	MAX	WIIN	WAA	UNIT
Ļ	Pulse	CLR			5			5		200
١W	duration	A or B trigger			5			5		115
	Dulas estringentings		$\mathbf{P} = 1 \mathbf{k} 0$	C _{ext} = 100 pF	‡	76		‡		ns
۲r	Pulse retrigger time		$R_{ext} = 1 R_{22}$	$C_{ext} = 0.01 \ \mu F$	‡	1.8		‡		μs

[‡] See retriggering data in the *application information* section.

timing requirements over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

			TEST CONDITIONS		Т	λ = 25°C	;	MIN	MAY	
			TEST CC	NUTIONS	MIN	TYP	MAX		IVIAA	UNIT
+	Pulse	CLR			5			5		20
١W	duration	A or B trigger			5			5		115
	Dulas notrianan tinas		$\mathbf{R} = 1 \mathbf{k} 0$	C _{ext} = 100 pF	‡	59		‡		ns
rr Pulse retrigger time			$R_{ext} = 1 R_{22}$	C _{ext} = 0.01 μF	‡	1.5		‡		μs

[‡] See retriggering data in the *application information* section.



SCLS498 - MAY 2003

switching characteristics over recommended operating V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1) free-air temperature range,

	FROM	то	TEST	T,	₄ = 25°C	;		МАХ	
FARAMETER	(INPUT)	(OUTPUT)	CONDITIONS	MIN	TYP	MAX			UNIT
	A or B	Q or Q			11.8	24.1	1	27.5	ns
^t pd	CLR	Q or Q	C _L = 50 pF		10.5	19.3	1	22	
	CLR trigger	Q or Q			12.3	25.9	1	29.5	
			$C_L = 50 \text{ pF},$ $C_{ext} = 28 \text{ pF},$ $R_{ext} = 2 \text{ k}\Omega$		182	240		300	ns
_{tw} †		Q or Q	$\begin{array}{l} C_L = 50 \text{ pF},\\ C_{ext} = 0.01 \mu\text{F},\\ R_{ext} = 10 k\Omega \end{array}$	90	100	110	90	110	μs
			$\begin{array}{l} C_L = 50 \text{ pF},\\ C_{ext} = 0.1 \mu\text{F},\\ R_{ext} = 10 k\Omega \end{array}$	0.9	1	1.1	0.9	1.1	ms
Δt_w^{\ddagger}			C _L = 50 pF		±1				%

 $t_W = Duration of pulse at Q and \overline{Q} outputs$ $t_{\Delta t_W} = Output pulse-duration variation (Q and \overline{Q}) between circuits in same package$

switching characteristics over recommended operating V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1) free-air temperature range,

DADAMETED	FROM	то	TEST	Т	₄ = 25° Ω	;	MINI	MAY	
PARAMETER	(INPUT)	(OUTPUT)	CONDITIONS	MIN	TYP	MAX	IVIIIN	WAX	UNIT
	A or B	Q or Q			8.3	14	1	16	
^t pd	CLR	Q or \overline{Q}	C _L = 50 pF		7.4	11.4	1	13	ns
	CLR trigger	Q or Q			8.7	14.9	1	17	
			$C_L = 50 \text{ pF},$ $C_{ext} = 28 \text{ pF},$ $R_{ext} = 2 k\Omega$		167	200		240	ns
_{tw} †		Q or Q	$\begin{array}{l} C_L = 50 \text{ pF},\\ C_{ext} = 0.01 \mu\text{F},\\ R_{ext} = 10 k\Omega \end{array}$	90	100	110	90	110	μs
			$C_{L} = 50 \text{ pF},$ $C_{ext} = 0.1 \mu\text{F},$ $R_{ext} = 10 k\Omega$	0.9	1	1.1	0.9	1.1	ms
∆t _w ‡					±1				%

[†] t_W = Duration of pulse at Q and \overline{Q} outputs

 $d_{\Delta t_W}$ = Output pulse-duration variation (Q and \overline{Q}) between circuits in same package

operating characteristics, T_A = 25°C

	PARAMETER		TEST CONDITIONS			UNIT
<u> </u>	Dower discipation consolitance	$C_{\rm L} = 50 \rm pE$	f _ 10 MH-	3.3 V	44	nE
Cpd	Power dissipation capacitance	$C_{L} = 50 \text{ pr},$		5 V	49	Ъь



SCLS498 - MAY 2003



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_r = 3 ns, t_f = 3 ns.
- C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



SCLS498 - MAY 2003

APPLICATION INFORMATION[†]



[†] Operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied.



MECHANICAL DATA

MTSS001C - JANUARY 1995 - REVISED FEBRUARY 1999

PW (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

14 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated