SDAS183A – DECEMBER 1982 – REVISED JUNE 1990

- Package Options Include Plastic Small Outline Packages, Both Plastic and Ceramic Chip Carriers, and Standard Plastic and Ceramic DIPs
- Input and Output Latches with Active-High Enables
- Fast Compare to Zero
- Arithmetic and Logical Comparison
- Open-Collector P = Q Output

#### description

These Advanced Schottky devices are capable of performing high-speed arithmetic or logical comparisons on two 8-bit binary or two's complement words. Three fully decoded decisions about words P and Q are externally available at the outputs. These devices are fully expandable to any word length by connecting the totem pole P>Q and P<Q outputs of each stage to the P>Q and P<Q inputs of the next higher-order stage. The cascading paths are implemented with only a two-gate-level delay to reduce overall comparison times for long words. The opencollector P=Q output may be wire-ANDed together.

Both input words P and Q plus all three outputs (P>Q, P<Q, and P = Q) are equipped with latches to provide the designer with temporary data storage for avoiding race conditions. The enable circuitry is implemented with minimal delay times to enhance performance when the devices are cascaded for longer word lengths. Each latch is transparent when the appropriate latch enable, PLE, QLE, or OLE is high.

The enable inputs PLE and QLE and data inputs P and Q utilize pnp input transistors to reduce the low-level input current requirement to typically -0.25 mA, which minimizes loading effects.

The Q register may be cleared to zero for a fast comparison of the P word to zero.

The SN54AS866 is characterized for operation over the full military temperature range of  $-55^{\circ}$ C to  $125^{\circ}$ C. The SN74AS866A is characterized for operation from  $0^{\circ}$ C to  $70^{\circ}$ C.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.
--




SN54AS866JD PACKAGE									
		N PACKAG	E						
(	TOP VI	IEW)							
QLE L/A P < Qin P > Qin Q7 Q6 Q5 Q4 Q3 Q2 Q1 Q1 Q0 P = Qout GND	3 4 5 6 7 8 9 10 11	28   V <sub>CC</sub> 27   CLRC 26   PLE 25   P7 24   P6 23   P5 22   P4 21   P3 20   P2 19   P1 18   P0 17   P < Q 16   P > Q 15   OLE	out						
L									
		FK PACKAG							
		FN PACKAG	θE						
(TOP VIEW)									
<ul><li>&gt; Qin</li><li>&gt; Qin</li></ul>	_/A ⊇LE	LE CC							

		Ċ	г v Qin	P < Qin	L/A	QLE	VCC	CLRQ	PLE		
	$\left( \right)$		4	口 3	2	1	口 28	口 27	口 26		
Q7	Ľ	5								25	P7
Q6	р	6								24	P6
Q7 Q6 Q5 Q4		7								23	P5
Q4	D	8								22	P4
Q3	b	9								21	P3
Q2	b	10								20	P2
Q1	Б	11								19	P1
	Γ		12	13	14	15	16	17	18		
		6	5	¥		ш	¥	¥	PO		
		C	3	ğ	ž	OLE	Qout	< Qout	٩		
				Ĩ	0	Ŭ	^	v			
				۵			۵	۵			

SDAS183A - DECEMBER 1982 - REVISED JUNE 1990


#### logic symbol<sup>†</sup>



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



SDAS183A – DECEMBER 1982 – REVISED JUNE 1990



### logic diagram (positive logic)



SDAS183A - DECEMBER 1982 - REVISED JUNE 1990

FUNCTION TABLE									
COMPARISON	L/A	DATA INPUTS	INP	UTS					
COMPARISON	L/A	P0-P7, Q0-Q7	P>Q	P <q< th=""><th>P&gt;Q</th><th>P<q< th=""><th>P=Q</th></q<></th></q<>	P>Q	P <q< th=""><th>P=Q</th></q<>	P=Q		
Logical	Н	P>Q	Х	Х	Н	L	L		
Logical	Н	P <q< td=""><td>Х</td><td>Х</td><td>L</td><td>Н</td><td>L</td></q<>	Х	Х	L	Н	L		
Logical	Н	P=Q	L	L	L	L	Н		
Logical	Н	P=Q	L	Н	L	Н	L		
Logical	Н	P=Q	Н	L	Н	L	L		
Logical	Н	P=Q	Н	Н	Н	Н	L		
Arithmetic	L	P AG Q	Х	Х	н	L	L		
Arithmetic	L	Q AG P	Х	Х	L	Н	L		
Arithmetic	L	P=Q	L	L	L	L	Н		
Arithmetic	L	P=Q	L	Н	L	Н	L		
Arithmetic	L	P=Q	Н	L	Н	L	L		
Arithmetic	L	P=Q	Н	Н	Н	Н	L		

AG = arithmetically greater than

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

	SN54AS866	
	SN74AS866A	0°C to 70°C
Storage temperature range		-65°C to 150°C

#### recommended operating conditions

		SN54AS866			SN	δA	UNIT	
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2		2			V	
VIL	Low-level input voltage	0.8				0.8	V	
IOH	High-level output current, all outputs except P=Q		SC.	-2			-2	mA
VOH	High-level output voltage, P=Q output	202		5.5			5.5	V
IOL	Low-level output current	6,		20			20	mA
t <sub>su</sub>	Setup time to PLE, OLE, OLE $\downarrow$	2			2			ns
t <sub>h</sub>	Hold time after PLE, QLE, OLE $\downarrow$	4			4			
t <sub>A</sub>	Operating free-air temperature	-55		125	0	70		°C

SDAS183A – DECEMBER 1982 – REVISED JUNE 1990

PARAMETER		TER TEST CONDITIONS		SN	54AS866	6	SN	UNIT		
r	ARAMETER	TEST CO	NDITIONS	MIN TYP <sup>†</sup> MAX M		MIN	TYP†	MAX	UNIT	
VIK		V <sub>CC</sub> = 4.5 V,	lj = -18 mA			-1.2			-1.2	V
VOH	P>Q, P <q< td=""><td><math>V_{CC} = 4.5 V \text{ to } 5.5 V,</math></td><td><math>I_{OH} = -2 \text{ mA}</math></td><td>V<sub>CC</sub>-2</td><td></td><td></td><td>V<sub>CC</sub>-2</td><td></td><td></td><td></td></q<>	$V_{CC} = 4.5 V \text{ to } 5.5 V,$	$I_{OH} = -2 \text{ mA}$	V <sub>CC</sub> -2			V <sub>CC</sub> -2			
ЮН	P=Q only	V <sub>CC</sub> = 4.5 V,	V <sub>OH</sub> = 5.5 V			0.25			0.25	mA
VOL		V <sub>CC</sub> = 4.5 V,	I <sub>OL</sub> = 20 mA		0.35	0.5		0.35	0.5	V
Ι		V <sub>CC</sub> = 5.5 V,	$V_{I} = 7 V$			0.1			0.1	mA
1	L/A, OLE		\/. 07\/		AF	40			40	
lн	Others	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 2.7 V		< <u>&lt;</u>	20			20	μA
	L/A, OLE,			200	,					
	P>Qin,			PRODUC		-4			-4	
ЦĽ	P <qin< td=""><td>V<sub>CC</sub> = 5.5 V,</td><td>V<sub>I</sub> = 0.4 V</td><td>8.</td><td></td><td></td><td></td><td></td><td></td><td>mA</td></qin<>	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0.4 V	8.						mA
	CLRQ	1				-2			-2	
	P, Q, PLE, QLE	1			- 0.25	-1		- 0.25		
10‡	÷	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.25 V	-20		-112	-20		-112	mA
ICC		V <sub>CC</sub> = 5.5 V,	See Note 1		160	240		160	240	mA

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

NOTE 1: I<sub>CC</sub> is measured with all inputs high except  $L/\overline{A}$ , which is low.

#### switching characteristics (see Note 2

PARAMETER	FROM (INPUT)	TO (OUTPUT)			$V_{CC} = 4$ $C_{L} = 50$ $R_{L} = 50$ $T_{A} = MI$	<b>ρF,</b> 0 Ω,			UNIT
			SI	N54AS86	66	SN	74AS86	6A	
			MIN	TYP†	MAX	MIN	TYP†	MAX	
<sup>t</sup> PLH	L/Ā		1	8.5	14	1	8.5	19	
<sup>t</sup> PHL			1	7.5	14	1	7	13	ns
<sup>t</sup> PLH	P <q, p="">Q</q,>		1	5	10	1	5	8	ns
<sup>t</sup> PHL		P <q, p="">Q</q,>	1	5.5	10	1	5.5	8	115
<sup>t</sup> PLH	Any P or Q Data Input		1	13.5	21	1	13.5	17.5	ns
<sup>t</sup> PHL			0	10	17	1	10	15	115
<sup>t</sup> PLH	CLRQ		1	16	21	1	16	20	ns
<sup>t</sup> PHL	OERQ		1	12	17	1	12	16	110

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$C_1 = 50$	4.5 V to 5.5 V, pF, 0 Ω, N to MAX§	UNIT
			SN54AS866	SN74AS866A	1
			ΜΙΝ ΤΥΡ <sup>†</sup> ΜΑΧ	ΜΙΝ ΤΥΡ <sup>†</sup> ΜΑΧ	1
<sup>t</sup> PLH	P <q,< td=""><td>P=Q</td><td>1 6.5 12</td><td>1 6.5 16</td><td></td></q,<>	P=Q	1 6.5 12	1 6.5 16	
<sup>t</sup> PHL	P>Q	F=Q	1 8 14	1 8 14	ns
<sup>t</sup> PLH	Any P or Q	P=Q	1 10 15	1 10 17	
<sup>t</sup> PHL	Data Input	F=Q	1 9 14	1 9 14	ns
<sup>t</sup> PLH	CLRQ	P=Q	9 12 17	1 12 24	ns
<sup>t</sup> PHL	OENQ	1-0	1 13 18	1 13 21	

<sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

<sup>‡</sup> The output conditions have been chosen to produce a current that closely approximates one-half of the true short-circuit, I<sub>OS</sub>. § For conditions shown MIN or MAX, use the appropriate value specified under recommended operating conditions.

NOTE 2: Load circuit and voltage waveforms are shown in Section 1 of the ALS/AS Logic Data Book, 1986.



SDAS183A - DECEMBER 1982 - REVISED JUNE 1990

#### **TYPICAL APPLICATION DATA**

This sequence of comparisons illustrates how the CLRQ function can be used to perform dual comparisons of the varying P terms (P0, P1, etc.). When CLRQ is high, the P term is compared to the Q term. When CLRQ is taken low, the P term is compared to zero. This or similar sequences can enhance performance and reduce package count to perform value range checks.




Figure 1. Magnitude Comparisons Combined With Quick Comparisons to Zero (Range Verifications)



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated