- 12-Bit Address Comparator With Enable
- Package Options Include Plastic Small-Outline (DW) Packages and Standard Plastic (N) 300-mil DIPs
description
This 12-bit address comparator simplifies addressing of memory boards and/or other peripheral devices. The four $P$ inputs are normally hardwired with a preprogrammed address. An internal decoder determines what input information applied to the A inputs must be low or high to cause a low state at the Y output. For example, a positive-logic bit combination of 0111 (decimal 7) at the P input determines that inputs A1 through A7 must be low and that inputs A8 through A12 must be high to cause the output to go low. Equality of the address applied at the A inputs to the preprogrammed address is indicated by the output being low.
This device features an enable $(\bar{G})$ input. When $\bar{G}$ is low, the device is enabled. When $\bar{G}$ is high, the device is disabled and the output is high, regardless of the $A$ and $P$ inputs.
The SN74ALS679 is characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.
FUNCTION TABLE

| INPUTS |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | OUTPUT Y |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{G}}$ | P3 | P2 | P1 | P0 | A1 | A2 | A3 | A4 | A5 | A6 | A7 | A8 | A9 | A10 | A11 | A12 |  |
| L | L | L | L | L | H | H | H | H | H | H | H | H | H | H | H | H | L |
| L | L | L | L | H | L | H | H | H | H | H | H | H | H | H | H | H | L |
| L | L | L | H | L | L | L | H | H | H | H | H | H | H | H | H | H | L |
| L | L | L | H | H | L | L | L | H | H | H | H | H | H | H | H | H | L |
| L | L | H | L | L | L | L | L | L | H | H | H | H | H | H | H | H | L |
| L | L | H | L | H | L | L | L | L | L | H | H | H | H | H | H | H | L |
| L | L | H | H | L | L | L | L | L | L | L | H | H | H | H | H | H | L |
| L | L | H | H | H | L | L | L | L | L | L | L | H | H | H | H | H | L |
| L | H | L | L | L | L | L | L | L | L | L | L | L | H | H | H | H | L |
| L | H | L | L | H | L | L | L | L | L | L | L | L | L | H | H | H | L |
| L | H | L | H | L | L | L | L | L | L | L | L | L | L | L | H | H | L |
| L | H | L | H | H | L | L | L | L | L | L | L | L | L | L | L | H | L |
| L | H | H | L | L | L | L | L | L | L | L | L | L | H | H | H | L | L† |
| L | H | H | L | H | L | L | L | L | L | L | L | L | L | H | H | L | L† |
| L | H | H | H | L | L | L | L | L | L | L | L | L | L | L | H | L | L $\dagger$ |
| L | H | H | H | H | L | L | L | L | L | L | L | L | L | L | L | L | L |
| L | All other combinations |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | H |
| H | Any combination |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | H |

†The three shaded rows of the function table show combinations that would normally not be used in address comparator applications. The logic symbols above are not valid for these combinations in which $P=12,13$, and 14 . If symbols valid for all combinations are required, starting with the fourth exclusive-OR from the bottom, change $P \geq 9$ to $P=9 \ldots 11 / 13 \ldots 15, P \geq 10$ to $P=10 / 11 / 14 / 15$, and $P \geq 11$ to $P=11 / 15$.

## logic symbol $\dagger$


$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
logic diagram (positive logic)

absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$




$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
recommended operating conditions

|  |  | MIN | NOM |
| :--- | :--- | ---: | ---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Mupply voltage | 4.5 | 5 |
| $\mathrm{~V}_{\mathrm{IH}}$ | High-level input voltage | 5.5 | VNIT |
| $\mathrm{V}_{\mathrm{IL}}$ | Low-level input voltage |  |  |
| $\mathrm{IOH}^{\prime}$ | High-level output current |  | V |
| $\mathrm{IOL}_{\mathrm{OL}}$ | Low-level output current | 0.8 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating free-air temperature | -2.6 | mA |

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS |  | MIN | TYP $\ddagger$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IK }}$ | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\boldsymbol{I}=-18 \mathrm{~mA}$ |  |  | -1.5 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V , | $\mathrm{IOH}=-0.4 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{CC}}{ }^{-2}$ |  |  | V |
|  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{IOH}=-2.6 \mathrm{~mA}$ | 2.4 | 3.2 |  |  |
| VOL | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ | $\mathrm{IOL}=12 \mathrm{~mA}$ |  | 0.25 | 0.4 | V |
|  |  | $\mathrm{IOL}=24 \mathrm{~mA}$ |  | 0.35 | 0.5 |  |
| 1 | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{I}}=7 \mathrm{~V}$ |  |  | 0.1 | mA |
| 1 IH | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{I}}=2.7 \mathrm{~V}$ |  |  | 20 | $\mu \mathrm{A}$ |
| IIL | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=0.4 \mathrm{~V}$ |  |  | -0.1 | mA |
| 10 § | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=2.25 \mathrm{~V}$ | -30 |  | -112 | mA |
| ICC | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ |  |  | 17 | 28 | mA |

$\ddagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
§ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.
switching characteristics (see Figure 2)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $\begin{array}{\|l} \hline \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \\ \mathrm{R}_{\mathrm{L}}=500 \Omega, \\ \mathrm{~T}_{\mathrm{A}}=\text { MIN to MAXII } \\ \hline \end{array}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX |  |
| tPLH | Any P | Y | 4 | 25 | ns |
| tPHL |  |  | 8 | 35 |  |
| tPLH | Any A | Y | 5 | 22 | ns |
| tPHL |  |  | 5 | 30 |  |
| tPLH | $\overline{\mathrm{G}}$ | Y | 3 | 13 | ns |
| tPHL |  |  | 5 | 25 |  |

IT For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

# SN74ALS679 <br> 12-BIT ADDRESS COMPARATOR 

## APPLICATION INFORMATION

The SN74ALS679 can be wired to recognize any one of $2^{12}$ addresses. The number of lows in the address determines the input pattern for the $P$ inputs. The system address lines that are low in the address to be recognized are connected to the lowest-numbered $A$ inputs of the address comparator. The system address lines that are high are connected to the highest-numbered A inputs.
For example, assume the comparator is to enable a device when the 12 -bit system address is:

| A11 | A10 | A9 | A8 | A7 | A6 | A5 | A4 | A3 | A2 | A1 | A0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | H | L | L | H | H | L | L | H | H | H | H |

Because the address contains four lows and eight highs, the following connections are made:

- P3 to $0 \mathrm{~V}, \mathrm{P} 2$ to $\mathrm{V}_{\mathrm{CC}}, \mathrm{P} 1$ to 0 V , and P0 to 0 V
- System address lines A9, A8, A5, and A4 to comparator inputs A1 through A4 in any convenient order
- The remaining eight system address lines to comparator inputs A5 through A12 in any convenient order

The output provides an active-low enabling signal.
Figure 1 is a register-bank decoder that examines the 14 most significant bits (A0 through A13) of a 20-bit address to select banks corresponding to the hex addresses 10000, 10040, 10080, and 100C0.


Figure 1. Register-Bank Decoder

## PARAMETER MEASUREMENT INFORMATION SERIES 54ALS/74ALS AND 54AS/74AS DEVICES



NOTES: A. CL includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
D. All input pulses have the following characteristics: $\mathrm{PRR} \leq 1 \mathrm{MHz}, \mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=2 \mathrm{~ns}$, duty cycle $=50 \%$.
E. The outputs are measured one at a time with one transition per measurement.

Figure 2. Load Circuits and Voltage Waveforms

## IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with Tl's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. Tl's publication of information regarding any third party's products or services does not constitute Tl's approval, warranty or endorsement thereof.

