SCLS485A - MAY 2003 - REVISED JUNE 2003

- Controlled Baseline
 - One Assembly/Test Site, One Fabrication Site
- Extended Temperature Performance of -55°C to 125°C
- Enhanced Diminishing Manufacturing Sources (DMS) Support
- Enhanced Product-Change Notification
- Qualification Pedigree[†]
- EPIC™ (Enhanced-Performance Implanted CMOS) Process
- Operating Range 2-V to 5.5-V V_{CC}
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds 1000 V Per MIL-STD-833, Method 3015; Exceeds 150 V Using Machine Model (C = 200 pF, R = 0)

† Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

(TOP VIEW) 1OE 1A [13 40E 1Y 3 12 4A 2OE 11 **∏** 4Y 10 T 3OE 2A 6 9 3A 2Y **GND** 8**∏** 3Y

D OR PW PACKAGE

description/ordering information

The SN74AHC125 is a quadruple bus buffer gate featuring independent line drivers with 3-state outputs. Each output is disabled when the associated output-enable (\overline{OE}) input is high. When \overline{OE} is low, the respective gate passes the data from the A input to its Y output.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

ORDERING INFORMATION

TA	PACKAGE [‡]		ORDERABLE PART NUMBER	TOP-SIDE MARKING
–55°C to 125°C	SOIC - D	Tape and reel	SN74AHC125MDREP	AHC125MEP
-55 C to 125 C	TSSOP – PW	Tape and reel	SN74AHC125MPWREP	AH125EP

[‡] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


EPIC is a trademark of Texas Instruments.



FUNCTION TABLE (each buffer)


INP	JTS	OUTPUT
ŌĒ	Α	Y
L	Н	Н
L	L	L
Н	Χ	Z

logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



$3\overline{OE}$ 3A 9 $4\overline{OE}$ 13 $4\overline{OE}$ 13 3Y

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Cumply valte as range V	051/4071/
Supply voltage range, V _{CC}	0.5 V to 7 V
Input voltage range, V _I (see Note 1)	0.5 V to 7 V
Output voltage range, V _O (see Note 1)	\dots -0.5 V to V _{CC} + 0.5 V
Input clamp current, $I_{ K }(V_1 < 0)$	
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC})	±20 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	
Continuous current through V _{CC} or GND	±50 mA
Package thermal impedance, θ _{JA} (see Note 2): D package	86°C/W
PW package	113°C/W
Storage temperature range, T _{sto}	–65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.



SCLS485A - MAY 2003 - REVISED JUNE 2003

recommended operating conditions (see Note 3)

			MIN	MAX	UNIT	
VCC	Supply voltage				V	
		V _{CC} = 2 V	1.5			
V_{IH}	High-level input voltage	V _{CC} = 3 V	2.1		V	
		V _{CC} = 5.5 V	3.85			
		V _{CC} = 2 V		0.5		
V_{IL}	Low-level input voltage	V _{CC} = 3 V		0.9	V	
		V _{CC} = 5.5 V		1.65		
٧ı	Input voltage		0	5.5	V	
٧o	Output voltage		0	VCC	V	
		V _{CC} = 2 V		-50	μΑ	
ЮН	High-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		-4	mA	
		$V_{CC} = 5 V \pm 0.5 V$		-8		
		V _{CC} = 2 V		50	μΑ	
lOL	Low-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		4	A	
		$V_{CC} = 5 V \pm 0.5 V$		8	mA	
A+/A>.	Innut transition rise or fall rate	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		100	20/1	
Δt/Δν	Input transition rise or fall rate	$V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$		20	ns/V	
TA	Operating free-air temperature	-	-55	125	°C	

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST CONDITIONS	V	T,	Δ = 25°C	;	MIN	MAX	UNIT
PARAMETER	TEST CONDITIONS	VCC	MIN	TYP	MAX	IVIIIV	WAX	UNII
		2 V	1.9	2		1.9		
	I _{OH} = -50 μA	3 V	2.9	3		2.9		
Voн		4.5 V	4.4	4.5		4.4		V
	$I_{OH} = -4 \text{ mA}$	3 V	2.58			2.48		
	$I_{OH} = -8 \text{ mA}$	4.5 V	3.94			3.8		
	I _{OL} = 50 μA	2 V			0.1		0.1	
		3 V			0.1		0.1	
V _{OL}		4.5 V			0.1		0.1	V
	I _{OL} = 4 mA	3 V			0.36		0.5	
	I _{OL} = 8 mA	4.5 V			0.36		0.5	
lį	V _I = 5.5 V or GND	0 V to 5.5 V			±0.1		±1	μΑ
loz	$V_O = V_{CC}$ or GND	5.5 V			±0.25		±2.5	μΑ
lcc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			4		40	μΑ
C _i	V _I = V _{CC} or GND	5 V		4	10			pF



SN74AHC125-EP QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS

SCLS485A - MAY 2003 - REVISED JUNE 2003

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	LOAD	TA	λ = 25°C	;	MIN	MAX	UNIT
PARAMETER	(INPUT)	(OUTPUT)	PUT) CAPACITANCE		TYP	MAX	IVIIIV	WAX	UNIT
^t PLH	А	Y	C _I = 15 pF		5.6	8	1	9.5	ns
t _{PHL}	A		CL = 13 pr		5.6	8	1	9.5	115
^t PZH	ŌĒ	Y	C _L = 15 pF		5.4	8	1	9.5	ns
t _{PZL}	OE	ī	CL = 15 pr		5.4	8	1	9.5	115
^t PHZ	ŌĒ	Y	C _I = 15 pF		7	9.7	1	11.5	20
tPLZ	OE	ī	CL = 15 pr		7	9.7	1	11.5	ns
^t PLH	А	Y	C _L = 50 pF		8.1	11.5	1	13	ns
^t PHL	A	ī	CL = 50 pr		8.1	11.5	1	13	115
^t PZH	ŌĒ	Y C ₁ = 50 pF	C: - 50 pF		7.9	11.5	1	13	ns
^t PZL	OE	ī	C _L = 50 pF		7.9	11.5	1	13	115
^t PHZ	ŌĒ	Y	C: - 50 pE		9.5	13.2	1	15	no
t _{PLZ}	OE .	ſ	C _L = 50 pF		9.5	13.2	1	15	ns

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	LOAD	LOAD T _A = 25°C		;	MIN MAX	UNIT			
PARAMETER	(INPUT)	(OUTPUT)	T) CAPACITANCE		TPUT) CAPACITANCE		TYP	MAX	IVIIIV	IVIAA	UNIT
^t PLH	А	Y	C _I = 15 pF		3.8	5.5	1	6.5	ns		
^t PHL	A	-	C[= 15 μ·		3.8	5.5	1	6.5	115		
^t PZH	ŌĒ	Y	C _I = 15 pF		3.6	5.1	1	6	ns		
^t PZL	OE		C[= 15 με		3.6	5.1	1	6	115		
^t PHZ	<u>OE</u>	Y	C: - 15 pE		4.6	6.8	1	8	ns		
t _{PLZ}	OE	ī	C _L = 15 pF		4.6	6.8	1	8	110		
^t PLH	А	Y	C: - 50 pF		5.3	7.5	1	8.5	ns		
^t PHL	A	ī	C _L = 50 pF		5.3	7.5	1	8.5	115		
^t PZH	ŌĒ	Y	C ₁ = 50 pF		5.1	7.1	1	8	ns		
^t PZL	OE	·	CL = 30 μ		5.1	7.1	1	8	115		
^t PHZ	ŌĒ	Y	0: 50 = 5		6.1	8.8	1	10	ns		
t _{PLZ}	OE .	ľ	C _L = 50 pF		6.1	8.8	1	10	115		

noise characteristics, $V_{CC} = 5 \text{ V}$, $C_L = 50 \text{ pF}$, $T_A = 25^{\circ}\text{C}$ (see Note 4)

	PARAMETER	MIN	MAX	UNIT
V _{OL(P)}	Quiet output, maximum dynamic V _{OL}		8.0	V
V _{OL} (V)	Quiet output, minimum dynamic V _{OL}		-0.8	V
VOH(V)	Quiet output, minimum dynamic VOH	4.4		V
VIH(D)	High-level dynamic input voltage	3.5		V
V _{IL(D)}	Low-level dynamic input voltage		1.5	V


NOTE 4: Characteristics are for surface-mount packages only.

operating characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

	PARAMETER		TYP	UNIT
C _{pd}	Power dissipation capacitance	No load, f = 1 MHz	14	pF



PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \Omega$, $t_f \leq 3$ ns, $t_f \leq 3$ ns.
- D. The outputs are measured one at a time with one input transition per measurement.


Figure 1. Load Circuit and Voltage Waveforms



D (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

8 PINS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.


C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-012

PW (R-PDSO-G**)

14 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated