- Receiver and Drivers Meet or Exceed the Requirements of ANSI EIA/TIA-644 Standard
 - SN65LVDS105 Receives Low-Voltage TTL (LVTTL) Levels
 - SN65LVDS104 Receives Differential Input Levels, ±100 mV
- Designed for Signaling Rates up to 630 Mbps
- Operates From a Single 3.3-V Supply
- Low-Voltage Differential Signaling With Typical Output Voltage of 350 mV and a 100-Ω Load
- Propagation Delay Time
 SN65LVDS105...2.2 ns (Typ)
 SN65LVDS104...3.1 ns (Typ)
- Electrically Compatible With LVDS, PECL, LVPECL, LVTTL, LVCMOS, GTL, BTL, CTT, SSTL, or HSTL Outputs With External Networks
- Driver Outputs Are High Impedance When Disabled or With V_{CC} <1.5 V
- Bus-Pin ESD Protection Exceeds 16 kV
- SOIC and TSSOP Packaging


description

The SN65LVDS104 and SN65LVDS105 are a differential line receiver and a LVTTL input (respectively) connected to four differential line drivers that implement the electrical characteristics of low-voltage differential signaling (LVDS). LVDS, as specified in EIA/TIA-644 is a data signaling technique that offers low-power, low-noise coupling, and switching speeds to transmit data at speeds up to 655 Mbps at relatively long distances. (Note: The ultimate rate and distance of data transfer is dependent upon the attenuation characteristics of the media, the noise coupling to the environment, and other system characteristics.)

SN65LVDS104 SN65LVDS105 D OR PW PACKAGE D OR PW PACKAGE (TOP VIEW) (TOP VIEW) 16**1**1Y EN1 EN1 16 🛛 1Y EN2 🛿 2 15 🛛 1Z 15 1Z EN2 2 EN3 🛛 3 2Y EN3 1 2Y 14 3 14 13 2Z 13 2Z Vcc 🛛 4 GND **[** 5 12 3Y GND **5** 12 3Y A Π 11 **1** 3Z 11 **1** 3Z 6 Α 6 10 **1** 4Y вП NC 7 10 4Y 7 EN4 П 9 4Z EN4 8 9 4Z 8

SLLS396B- SEPTEMBER 1999 - REVISED DECEMBER 1999

logic diagram (positive logic)



The intended application of this device and signaling technique is for point-to-point baseband data transmission over controlled impedance media of approximately 100Ω . The transmission media may be printed-circuit board traces, backplanes, or cables. Having the drivers integrated into the same substrate, along with the low pulse skew of balanced signaling, allows extremely precise timing alignment of the signals repeated from the input. This is particularly advantageous in distribution or expansion of signals such as clock or serial data stream.

The SN65LVDS104 and SN65LVDS105 are characterized for operation from -40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. Copyright © 1999, Texas Instruments Incorporated

SLLS396B- SEPTEMBER 1999 - REVISED DECEMBER 1999

description (continued)

The SN65LVDS104 and SN65LVDS105 are members of a family of LVDS repeaters. A brief overview of the family is provided in the table below.

DEVICE	NO. INPUTS	NO. OUTPUTS	PACKAGE	COMMENT			
SN65LVDS22	2 LVDS	2 LVDS	16-pin D	Dual multiplexed LVDS repeater			
SN65LVDS104	1 LVDS	4 LVDS	16-pin D	4-Port LVDS repeater			
SN65LVDS105	1 LVTTL	4 LVDS	16-pin D	4-Port TTL-to-LVDS repeater			
SN65LVDS108	1 LVDS	8 LVDS	38-pin DBT	8-Port LVDS repeater			
SN65LVDS109	2 LVDS	8 LVDS	38-pin DBT	Dual 4-port LVDS repeater			
SN65LVDS116	1 LVDS	16 LVDS	64-pin DGG	16-Port LVDS repeater			
SN65LVDS117	2 LVDS	16 LVDS	64-pin DGG	Dual 8-port LVDS repeater			


Selection Guide to LVDS Repeaters

Function Tables

SN65LVDS104					SN65L\	/DS105	
INPUT		OUTPUT		IN	PUT	OUTPUT	
$V_{ID} = V_A - V_B$	#EN	#Y	#Z	Α	#EN	#Y	#Z
Х	Х	Z	Z	L	Н	L	Н
Х	L	Z	Z	Н	Н	Н	L
$V_{ID} \ge 100 \text{ mV}$	Н	Н	L	Open	Н	L	Н
–100 mV < V _{ID} < 100 mV	Н	?	?	Х	L	Z	Z
$V_{ID} \le -100 \text{ mV}$	Н	L	Н	Х	Х	Z	Z

H = high level, L = low level, Z = high impedance, ? = indeterminate, X = don't care

equivalent input and output schematic diagrams





SLLS396B- SEPTEMBER 1999 - REVISED DECEMBER 1999

absolute maximum ratings over operating free-air temperature (unless otherwise noted)[†]

Supply voltage rar	nge, V _{CC} (see Note 1)	
Voltage range,	Enable inputs	–0.5 to 6 V
	A, B, Y or Z	–0.5 to 4 V
Electrostatic disch	arge (see Note 2); Y, Z, and GND	Class 3, A:16 kV, B: 600 V
	All pins	Class 3, A:7 kV, B: 500 V
Continuous power	dissipation	See Dissipation Rating Table
Storage temperate	ure range	−65°C to 150°C
Lead temperature	1,6 mm (1/16 inch) from case for 10 second	s 260°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.

2. Tested in accordance with MIL-STD-883C Method 3015.7

	DISSIPATION RATING TABLE							
PACKAGE	T _A ≤ 25°C POWER RATING	OPERATING FACTOR‡ ABOVE T _A = 25°C	T _A = 85°C POWER RATING					
D	950 mW	7.6 mW/°C	494 mW					
PW	774 mW	6.2 mW/°C	402 mW					
t This is the interview	a faile a faire affaire fair and f	and the survey have determined and	hard and see a sector of (larger 1.)					

DISSIPATION RATING TABLE

[‡] This is the inverse of the junction-to-ambient thermal resistance when board-mounted (low-k) and with no air flow.

recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}	3	3.3	3.6	V
High-level input voltage, VIH	2			V
Low-level input voltage, VIL			0.8	V
Magnitude of differential input voltage, VID	0.1		3.6	V
Common-mode input voltage, VIC	$\frac{ V_{ID} }{2}$		$2.4 - \frac{ V_{ID} }{2}$	V
			V _{CC} -0.8	V
Operating free-air temperature, T _A	-40		85	°C



SLLS396B-SEPTEMBER 1999 - REVISED DECEMBER 1999

SN65LVDS104 electrical characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP†	MAX	UNIT
VITH+	Positive-going differential input voltage threshold	See Figure 1 and Table 1			100	mV
V _{ITH}	Negative-going differential input voltage threshold	See Figure 1 and Table 1	-100			mv
v _{od}	Differential output voltage magnitude	R _L = 100Ω,	247 340		454	
$\Delta V_{OD} $	Change in differential output voltage magnitude between logic states	$V_{ID} = \pm 100 \text{ mV},$ See Figure 1 and Figure 2	-50		50	mV
V _{OC(SS)}	Steady-state common-mode output voltage		1.125		1.375	V
$\Delta V_{OC}(SS)$	Change in steady-state common-mode output voltage between logic states	See Figure 3	-50		50	mV
V _{OC(PP)}	Peak-to-peak common-mode output voltage			25	150	mV
	Supply surrent	Enabled, $R_L = 100\Omega$		23	35	mA
ICC	Supply current	Disabled		3	8	mA
1.	Input surrent (A or D inpute)	V _I = 0 V	-2	-11	-20	
1	Input current (A or B inputs)	V _I = 2.4 V	-1.2	-3		μA
II(OFF)	Power-off Input current	V _{CC} = 1.5 V, V _I = 2.4 V			20	μA
Iн	High-level input current (enables)	VIH = 2 V			20	μA
۱ _{IL}	Low-level input current (enables)	V _{IL} = 0.8 V			10	μA
1	Short-circuit output current	V_{OY} or $V_{OZ} = 0 V$			±10	mA
los	Short-circuit output current	$V_{OD} = 0 V$			±10	mA
IOZ	High-impedance output current	$V_{O} = 0 V \text{ or } 2.4 V$			±1	μΑ
lO(OFF)	Power-off output current	V _{CC} = 1.5 V, V _O = 2.4 V			±1	μΑ
CIN	Input capacitance (A or B inputs)	V _I = 0.4 sin (4E6πt) + 0.5 V		3		pF
CO	Output capacitance (Y or Z outputs)	$V_{I} = 0.4 \sin (4E6\pi t) + 0.5 V,$ Disabled		9.4		pF

[†] All typical values are at 25°C and with a 3.3 V supply.

SN65LVDS104 switching characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP†	MAX	UNIT
^t PLH	Propagation delay time, low-to-high-level output		2.4	3.2	4.2	ns
^t PHL	Propagation delay time, high-to-low-level output		2.2	3.1	4.2	ns
t _r	Differential output signal rise time	$R_L = 100\Omega$,	0.3	0.8	1.2	ns
t _f	Differential output signal fall time	C _L = 10 pF, See Figure 4	0.3	0.8	1.2	ns
^t sk(p)	Pulse skew (t _{PHL} – t _{PLH})			150	500	ps
^t sk(o)	Channel-to-channel output skew‡			20	100	ps
^t sk(pp)	Part-to-part skew§				1.5	ns
^t PZH	Propagation delay time, high-impedance-to-high-level output			7.2	15	ns
^t PZL	Propagation delay time, high-impedance-to-low-level output	Coo Figuro F		8.4	15	ns
^t PHZ	Propagation delay time, high-level-to-high-impedance output	See Figure 5 3.6		15	ns	
^t PLZ	Propagation delay time, low-level-to-high-impedance output			6	15	ns

[†] All typical values are at 25°C and with a 3.3 V supply.

[‡] t_{sk(0)} is the magnitude of the time difference between the t_{PLH} or t_{PHL} of all drivers of a single device with all of their inputs connected together. § t_{sk(pp)} is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.



SLLS396B- SEPTEMBER 1999 - REVISED DECEMBER 1999

SN65LVDS105 electrical characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP†	MAX	UNIT
V _{OD}	Differential output voltage magnitude	R _L = 100Ω,	247	340	454	
∆ V _{OD}	Change in differential output voltage magnitude between logic states	V_{ID} = ± 100 mV, See Figure 6 and Figure 7	-50		50	mV
VOC(SS)	Steady-state common-mode output voltage		1.125		1.375	V
$\Delta VOC(SS)$	Change in steady-state common-mode output voltage be- tween logic states	See Figure 8	-50		50	mV
VOC(PP)	Peak-to-peak common-mode output voltage			25	150	mV
	Supply current	Enabled, $R_L = 100\Omega$		23	35	mA
lcc	Supply current	Disabled		0.7	6.4	mA
IIН	High-level input current	V _{IH} = 2 V			20	μΑ
۱ _{IL}	Low-level input current	V _{IL} = 0.8 V			10	μΑ
	Short circuit output ourrent	V_{OY} or $V_{OZ} = 0 V$			±10	mA
los	Short-circuit output current	$V_{OD} = 0 V$			±10	mA
I _{OZ}	High-impedance output current	V _O = 0 V or 2.4 V			±1	μΑ
lO(OFF)	Power-off output current	V _{CC} = 1.5 V, V _O = 2.4 V		0.3	±1	μΑ
CIN	Input capacitance	V _I = 0.4 sin (4E6πt) + 0.5 V		5		pF
с _о	Output capacitance (Y or Z outputs)	$V_I = 0.4 \sin (4E6\pi t) + 0.5 V$, Disabled		9.4		pF

[†] All typical values are at 25°C and with a 3.3 V supply.

SN65LVDS105 switching characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	түр†	MAX	UNIT
^t PLH	Propagation delay time, low-to-high-level output		1.7	2.2	3	ns
^t PHL	Propagation delay time, high-to-low-level output		1.4	2.3	3.5	ns
tr	Differential output signal rise time	$R_L = 100\Omega$,	0.3	0.8	1.2	ns
t _f	Differential output signal fall time	C _L = 10 pF, See Figure 9	0.3	0.8	1.2	ns
^t sk(p)	Pulse skew (tpHL - tpLH)	Ű		150	500	ps
^t sk(o)	Channel-to-channel output skew‡			20	100	ps
^t sk(pp)	Part-to-part skew§				1.5	ns
^t PZH	Propagation delay time, high-impedance-to-high-level output			7.2	15	ns
t _{PZL}	Propagation delay time, high-impedance-to-low-level output	Soo Figuro 10		8.4	15	ns
^t PHZ	Propagation delay time, high-level-to-high-impedance output	See Figure 10 3.6		3.6	15	ns
t _{PLZ}	Propagation delay time, low-level-to-high-impedance output			6	15	ns

[†] All typical values are at 25°C and with a 3.3 V supply. [‡] t_{sk(o)} is the magnitude of the time difference between the t_{PLH} or t_{PHL} of all drivers of a single device with all of their inputs connected together. § t_{sk(pp)} is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.



SLLS396B- SEPTEMBER 1999 - REVISED DECEMBER 1999

PARAMETER MEASUREMENT INFORMATION






Table 1. SN65LVDS104 Minimum and Maximum Input Threshold Test Voltages

	APPLIED RESULTING DIFFERENTIAL INPUT VOLTAGE		RESULTING COMMON-MODE INPUT VOLTAGE
VIA	V _{IB}	V _{ID}	VIC
1.25 V	1.15 V	100 mV	1.2 V
1.15 V	1.25 V	–100 mV	1.2 V
2.4 V	2.3 V	100 mV	2.35 V
2.3 V	2.4 V	–100 mV	2.35 V
0.1 V	0 V	100 mV	0.05 V
0 V	0.1 V	–100 mV	0.05 V
1.5 V	0.9 V	600 mV	1.2 V
0.9 V	1.5 V	–600 mV	1.2 V
2.4 V	1.8 V	600 mV	2.1 V
1.8 V	2.4 V	–600 mV	2.1 V
0.6 V	0 V	600 mV	0.3 V
0 V	0.6 V	–600 mV	0.3 V





Figure 2. 'LVDS104 VOD Test Circuit




SLLS396B- SEPTEMBER 1999 - REVISED DECEMBER 1999

PARAMETER MEASUREMENT INFORMATION



NOTE: All input pulses are supplied by a generator having the following characteristics: t_r or $t_f \le 1$ ns, pulse repetition rate (PRR) = 0.5 Mpps, pulsewidth = 500 ± 10 ns. CL includes instrumentation and fixture capacitance within 0,06 m of the D.U.T. The measurement of V_{OC(PP)} is made on test equipment with a –3 dB bandwidth of at least 300 MHz.

Figure 3. 'LVDS104 Test Circuit and Definitions for the Driver Common-Mode Output Voltage




NOTE: All input pulses are supplied by a generator having the following characteristics: t_{f} or $t_{f} \le 1$ ns, pulse repetition rate (PRR) = 50 Mpps, pulsewidth = 10 ± 0.2 ns . CL includes instrumentation and fixture capacitance within 0,06 m of the D.U.T.

Figure 4. 'LVDS104 Test Circuit, Timing, and Voltage Definitions for the Differential output Signal




SLLS396B-SEPTEMBER 1999 - REVISED DECEMBER 1999



PARAMETER MEASUREMENT INFORMATION

NOTE: All input pulses are supplied by a generator having the following characteristics: t_f or $t_f \le 1$ ns, pulse repetition rate (PRR) = 0.5 Mpps, pulsewidth = 500 ± 10 ns . CL includes instrumentation and fixture capacitance within 0,06 m of the D.U.T.

Figure 5. 'LVDS104 Enable and Disable Time Circuit and Definitions









Figure 7. 'LVDS105 VOD Test Circuit




SLLS396B- SEPTEMBER 1999 - REVISED DECEMBER 1999

PARAMETER MEASUREMENT INFORMATION



NOTE: All input pulses are supplied by a generator having the following characteristics: t_r or $t_f \le 1$ ns, pulse repetition rate (PRR) = 0.5 Mpps, pulsewidth = 500 ± 10 ns . C_L includes instrumentation and fixture capacitance within 0,06 m of the D.U.T. The measurement of V_{OC(PP)} is made on test equipment with a -3 dB bandwidth of at least 300 MHz.

Figure 8. 'LVDS105 Test Circuit and Definitions for the Driver Common-Mode Output Voltage




NOTE: All input pulses are supplied by a generator having the following characteristics: t_{Γ} or $t_{f} \le 1$ ns, pulse repetition rate (PRR) = 50 Mpps, pulsewidth = 10 ± 0.2 ns . CL includes instrumentation and fixture capacitance within 0,06 m of the D.U.T.

Figure 9. 'LVDS105 Test Circuit, Timing, and Voltage Definitions for the Differential output Signal



SLLS396B- SEPTEMBER 1999 - REVISED DECEMBER 1999




PARAMETER MEASUREMENT INFORMATION

NOTE: All input pulses are supplied by a generator having the following characteristics: t_f or $t_f \le 1$ ns, pulse repetition rate (PRR) = 0.5 Mpps, pulsewidth = 500 ± 10 ns . CL includes instrumentation and fixture capacitance within 0,06 m of the D.U.T.

Figure 10. 'LVDS105 Enable and Disable Time Circuit and Definitions




SLLS396B- SEPTEMBER 1999 - REVISED DECEMBER 1999



TYPICAL CHARACTERISTIC



SLLS396B- SEPTEMBER 1999 - REVISED DECEMBER 1999




TYPICAL CHARACTERISTIC





SLLS396B- SEPTEMBER 1999 - REVISED DECEMBER 1999

APPLICATION INFORMATION

A LVDS receiver can be used to receive various other types of logic signals. Figure 19 through Figure 28 show the termination circuits for SSTL, HSTL, GTL, BTL, LVPECL, PECL, CMOS, and TTL.












Figure 21. Gunning Transceiver Logic (GTL)



SLLS396B- SEPTEMBER 1999 - REVISED DECEMBER 1999




Figure 23. Low-Voltage Positive Emitter-Coupled Logic (LVPECL)



SLLS396B- SEPTEMBER 1999 - REVISED DECEMBER 1999

APPLICATION INFORMATION







Figure 24. Postive Emitter-Coupled Logic (PECL)







SLLS396B- SEPTEMBER 1999 - REVISED DECEMBER 1999





SLLS396B- SEPTEMBER 1999 - REVISED DECEMBER 1999

APPLICATION INFORMATION

fail safe

One of the most common problems with differential signaling applications is how the system responds when no differential voltage is present on the signal pair. The LVDS receiver is like most differential line receivers, in that its output logic state can be indeterminate when the differential input voltage is between –100 mV and 100 mV and within its recommended input common-mode voltage range. TI's LVDS receiver is different in how it handles the open-input circuit situation, however.

Open-circuit means that there is little or no input current to the receiver from the data line itself. This could be when the driver is in a high-impedance state or the cable is disconnected. When this occurs, the LVDS receiver will pull each line of the signal pair to near V_{CC} through 300-k Ω resistors as shown in Figure 10. The fail-safe feature uses an AND gate with input voltage thresholds at about 2.3 V to detect this condition and force the output to a high-level regardless of the differential input voltage.




Figure 29. Open-Circuit Fail Safe of the LVDS Receiver

It is only under these conditions that the output of the receiver will be valid with less than a 100 mV differential input voltage magnitude. The presence of the termination resistor, Rt, does not affect the fail-safe function as long as it is connected as shown in the figure. Other termination circuits may allow a dc current to ground that could defeat the pullup currents from the receiver and the fail-safe feature.




SLLS396B- SEPTEMBER 1999 - REVISED DECEMBER 1999

MECHANICAL INFORMATION

D (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

14 PINS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-012




SLLS396B- SEPTEMBER 1999 - REVISED DECEMBER 1999

MECHANICAL INFORMATION

PLASTIC SMALL-OUTLINE PACKAGE

PW (R-PDSO-G**) 14 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated