


SN100KT5574

OCTAL ECL-TO-TTL TRANSLATOR WITH D-TYPE EDGE-TRIGGERED FLIP-FLOPS AND 3-STATE OUTPUTS

SDZS009 – D3418, JANUARY 1990

- 100K Compatible
- ECL Clock and TTL Control Inputs
- Flow-Through Architecture Optimizes PCB Layout
- Center Pin V_{CC} , V_{EE} , and GND Configurations Minimize High-Speed Switching Noise
- Package Options Include “Small Outline” Packages and Standard Plastic DIPs

DW OR NT PACKAGE
(TOP VIEW)



description

This octal ECL-to-TTL translator is designed to provide efficient translation between a 100K ECL signal environment and a TTL signal environment.

This device is designed specifically to improve the performance and density of ECL-to-TTL CPU/bus-oriented functions such as memory-address drivers, clock drivers, and bus-oriented receivers and transmitters.

The eight flip-flops of the SN100KT5574 are edge-triggered D-type flip-flops. On the positive transition of the clock, the Q outputs are set to the logic levels that were set up at the D inputs.

A buffered output-enable input (\overline{OE}) can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance third state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

The output-enable input \overline{OE} does not affect the internal operations of the flip-flops. Old data can be retained or new data can be entered while the outputs are off.

The SN100KT5574 is characterized for operation from 0°C to 85°C.

FUNCTION TABLE


| INPUTS | | | OUTPUT (TTL) |
|-----------------|-----|---|-----------------|
| \overline{OE} | CLK | D | Q |
| L | ↑ | L | L |
| L | ↑ | H | H |
| L | L | X | Q_0 |
| H | X | X | Z |

SN100KT5574

OCTAL ECL-TO-TTL TRANSLATOR WITH D-TYPE


EDGE-TRIGGERED FLIP-FLOPS AND 3-STATE OUTPUTS

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



SN100KT5574

OCTAL ECL-TO-TTL TRANSLATOR WITH D-TYPE EDGE-TRIGGERED FLIP-FLOPS AND 3-STATE OUTPUTS

absolute maximum ratings over operating temperature range (unless otherwise noted)†

| | |
|--|--------------------|
| Supply voltage range, V_{CC} | -0.5 V to 7 V |
| Supply voltage range, V_{EE} | -8 V to 0 V |
| Input voltage range: TTL (see Note 1) | -1.2 V to 7 V |
| ECL | V_{EE} to 0 V |
| Voltage applied to any output in the disabled or power-off state | -0.5 V to 5.5 V |
| Voltage applied to any output in the high state | -0.5 V to V_{CC} |
| Input current range, TTL | -30 mA to 5 mA |
| Current into any output in the low state | 96 mA |
| Operating free-air temperature range | 0°C to 85°C |
| Storage temperature range | -65°C to 150°C |

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The TTL input voltage ratings may be exceeded provided the input current ratings are observed.

recommended operating conditions

| | | MIN | NOM | MAX | UNIT |
|----------|-------------------------------|-------|------|-------|------|
| V_{CC} | TTL supply voltage | 4.5 | 5 | 5.5 | V |
| V_{EE} | ECL supply voltage | -4.2 | -4.5 | -4.8 | V |
| V_{IH} | TTL high-level input voltage | 2 | | | V |
| V_{IL} | TTL low-level input voltage | | | 0.8 | V |
| I_{IK} | TTL input clamp current | | | -18 | mA |
| V_{IH} | ECL high-level input voltage‡ | -1150 | | -840 | mV |
| V_{IL} | ECL low-level input voltage‡ | -1810 | | -1490 | mV |
| I_{OH} | High-level output current | | | -15 | mA |
| I_{OL} | Low-level output current | | | 48 | mA |
| T_A | Operating temperature range | 0 | | 85 | °C |

‡ The algebraic convention, in which the least positive (most negative) value is designated minimum, is used in this data sheet for logic levels only.

SN100KT5574
OCTAL ECL-TO-TTL TRANSLATOR WITH D-TYPE
EDGE-TRIGGERED FLIP-FLOPS AND 3-STATE OUTPUTS

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | | TEST CONDITIONS | | | MIN | TYP† | MAX | UNIT |
|-------------------|---------------------|--------------------------|-----------------------------------|----------------------------|------|------|------|------|
| V _{IK} | OE only | V _{CC} = 4.5 V, | V _{EE} = -4.2 V, | I _I = -18 mA | | | -1.2 | V |
| V _{OH} | | V _{CC} = 4.5 V, | V _{EE} = -4.5 V ± 0.3 V, | I _{OH} = -3 mA | 2.4 | 3.3 | | V |
| | | V _{CC} = 4.5 V, | V _{EE} = -4.5 V ± 0.3 V, | I _{OH} = -15 mA | 2 | 3.1 | | |
| V _{OL} | | V _{CC} = 4.5 V, | V _{EE} = -4.5 V ± 0.3 V, | I _{OL} = 48 mA | | 0.38 | 0.55 | V |
| I _I | OE only | V _{CC} = 5.5 V, | V _{EE} = -4.8 V, | V _I = 7 V | | | 0.1 | mA |
| I _{IH} | OE only | V _{CC} = 5.5 V, | V _{EE} = -4.8 V, | V _I = 2.7 V | | | 20 | μA |
| I _{IL} | OE only | V _{CC} = 5.5 V, | V _{EE} = -4.8 V, | V _I = 0.5 V | | | -0.5 | mA |
| I _{IH} | Data inputs and CLK | V _{CC} = 5.5 V, | V _{EE} = -4.8 V, | V _{IH} = -840 mV | | | 350 | μA |
| I _{IL} | Data inputs and CLK | V _{CC} = 5.5 V, | V _{EE} = -4.8 V, | V _{IL} = -1810 mV | 0.50 | | | μA |
| I _{OZH} | | V _{CC} = 5.5 V, | V _{EE} = -4.8 V, | V _O = 2.7 V | | | 50 | μA |
| I _{OZL} | | V _{CC} = 5.5 V, | V _{EE} = -4.8 V, | V _O = 0.5 V | | | -50 | μA |
| I _{OS} ‡ | | V _{CC} = 5.5 V, | V _{EE} = -4.8 V, | V _O = 0 V | -100 | | -225 | mA |
| I _{CCH} | | V _{CC} = 5.5 V, | V _{EE} = -4.8 V | | | 66 | 95 | mA |
| I _{CCL} | | V _{CC} = 5.5 V, | V _{EE} = -4.8 V | | | 76 | 110 | mA |
| I _{CCZ} | | V _{CC} = 5.5 V, | V _{EE} = -4.8 V | | | 74 | 106 | mA |
| I _{EE} | | V _{CC} = 5.5 V, | V _{EE} = -4.8 V | | | -43 | -61 | mA |
| C _i | | V _{CC} = 5.5 V, | V _{EE} = -4.5 V | | | 5 | | pF |
| C _o | | V _{CC} = 5.5 V, | V _{EE} = -4.5 V | | | 7 | | pF |

† All typical values are at V_{CC} = 5 V, V_{EE} = -4.5 V, T_A = 25°C.

‡ Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

timing requirements

| | | V _{CC} = 4.5 V to 5.5 V, V _{EE} = -4.2 V to -4.8 V, T _A = MIN to MAX§ | | UNIT |
|-----------------|------------------------|--|-----|------|
| | | MIN | MAX | |
| t _w | Pulse duration | CLK high | 4 | ns |
| | | CLK low | 4 | |
| t _h | Hold time after CLK↑ | Data high | 1 | ns |
| | | Data low | 1 | |
| t _{su} | Setup time before CLK↑ | Data high | 1 | ns |
| | | Data low | 1 | |

§ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

SN100KT5574
**OCTAL ECL-TO-TTL TRANSLATOR WITH D-TYPE
 EDGE-TRIGGERED FLIP-FLOPS AND 3-STATE OUTPUTS**


switching characteristics over recommended ranges of operating free-air temperature and supply voltage (see Figure 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω | | | UNIT |
|------------------|------------------------|----------------|--|------|-----|------|
| | | | MIN | TYP† | MAX | |
| f _{max} | | | 200 | 300 | | MHz |
| t _{PLH} | CLK | Q | 2.3 | 4.1 | 7 | ns |
| t _{PHL} | | | 2.9 | 4.6 | 7.4 | |
| t _{PZH} | $\overline{\text{OE}}$ | Q | 1.9 | 3.6 | 6.3 | ns |
| t _{PZL} | | | 2.7 | 4.8 | 7.7 | |
| t _{PHZ} | $\overline{\text{OE}}$ | Q | 2.1 | 3.9 | 6.1 | ns |
| t _{PLZ} | | | 0.5 | 3.4 | 6.3 | |

† All typical values are at V_{CC} = 5 V, V_{EE} = -4.5 V, T_A = 25°C.

SN100KT5574
OCTAL ECL-TO-TTL TRANSLATOR WITH D-TYPE
EDGE-TRIGGERED FLIP-FLOPS AND 3-STATE OUTPUTS

PARAMETER MEASUREMENT INFORMATION



- NOTES: A. C_L includes probe and jig capacitance.
 B. For TTL inputs, input pulses are supplied by generators having the following characteristics PRR ≤ 10 MHz, Z₀ = 50 Ω, t_r ≤ 2.5 ns, t_f ≤ 2.5 ns.
 C. For ECL inputs, input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z₀ = 50 Ω, t_r ≤ 0.7 ns, t_f ≤ 0.7 ns.
 D. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 E. The outputs are measured one at a time with one transition per measurement.

figure 1. load circuit and voltage waveforms

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.