


## FEATURES

- Operating Power-Supply Voltage Range of 2 V to 15 V
- Can Interface Between I<sup>2</sup>C Buses Operating at Different Logic Levels (2 V to 15 V)
- Supports Bidirectional Data Transfer of I<sup>2</sup>C Bus Signals
- Allows bus capacitance of 400 pF on the Main I<sup>2</sup>C Bus (Sx/Sy Side) and 4000 pF on the Transmission Side (Tx/Ty)
- Outputs on the Transmission Side (Tx/Ty) Have High Sink Capability for Driving Low-Impedance or High-Capacitive Buses
- I<sup>2</sup>C Bus Signals Can Be Split Into Pairs of Forward (Tx/Ty) and Reverse (Rx/Ry) Signals for Interface With Optoelectrical Isolators and Similar Devices That Need Unidirectional Input and Output Signal Paths
- 400-kHz Fast I<sup>2</sup>C Bus Operation Over at Least 20 Meters of Wire
- Low Standby Current Consumption
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 3500-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)



## DESCRIPTION/ORDERING INFORMATION

The P82B96 is a bipolar device that supports bidirectional data transfer between the normal I<sup>2</sup>C bus and a range of other bus configurations with different voltage and current levels. It can function as the interface without any limitations on the normal I<sup>2</sup>C operation and clock speed.

### ORDERING INFORMATION

T <sub>A</sub>	PACKAGE <sup>(1)</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING
–40°C to 85°C	PDIP – P	Tube of 50	P82B96P	P82B96P
	SOIC – D	Reel of 2000	P82B96DR	PG96
		Tube of 75	P82B96D	
	TSSOP – PW	Reel of 2000	P82B96PWR	PG96
		Tube of 150	P82B96PW	
	VSSOP – DGK	Reel of 2500	P82B96DGKR	7DS

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at [www.ti.com/sc/package](http://www.ti.com/sc/package).



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

## DESCRIPTION/ORDERING INFORMATION (CONTINUED)

One of the advantages of the P82B96 is that it can isolate bus capacitance such that the total loading (devices and trace lengths) of the new bus or remote I<sup>2</sup>C nodes are not apparent to other I<sup>2</sup>C buses (or nodes). This device also adds minimal loading to I<sup>2</sup>C node where it is positioned. Any restrictions on the number of I<sup>2</sup>C devices in a system, or the physical separation between them, are virtually eliminated.

The P82B96 easily can transmit SDA/SCL signals via balanced transmission lines (twisted pairs) or with galvanic isolation (optocoupling), because separate directional Tx and Rx signals are provided. The Tx and Rx signals may be connected directly (without causing bus latching), to provide an alternative bidirectional signal line with I<sup>2</sup>C properties.


Two or more Sx or Sy I/Os must not be interconnected. The P82B96 design does not support this configuration. Bidirectional I<sup>2</sup>C signals do not allow any direction control pin so, instead, slightly different logic low-voltage levels are used at Sx/Sy to avoid latching of this buffer. A regular I<sup>2</sup>C low applied at the Rx/Ry of a P82B96 is propagated to Sx/Sy as a buffered low with a slightly higher voltage level. If this special buffered low is applied to the Sx/Sy of another P82B96, the second P82B96 does not recognize it as a regular I<sup>2</sup>C bus low and does not propagate it to its Tx/Ty output. The Sx/Sy side of P82B96 may not be connected to similar buffers that rely on special logic thresholds for their operation, such as the PCA9515A.

The Sx/Sy side is intended only for, and compatible with, the normal I<sup>2</sup>C logic voltage levels of I<sup>2</sup>C master and slave devices or Tx/Rx signals of a second P82B96, if required. The Tx/Rx and Ty/Ry I/O pins use the standard I<sup>2</sup>C logic voltage levels of all I<sup>2</sup>C parts. If Rx and Tx are connected, Sx can function as either the SDA or SCL line. Similarly, if Ry and Ty are connected, Sy can function as either the SDA or SCL line. There are no restrictions on the interconnection of the Tx/Rx and Ty/Ry I/O pins to other P82B96s, for example in a star or multi-point configuration with the Tx/Rx and Ty/Ry I/O pins on the common bus, and the Sx/Sy side connected to the line-card slave devices.

## TERMINAL FUNCTIONS

NO.	NAME	DESCRIPTION
1	Sx	Serial data bus or SDA. Connect to V <sub>CC</sub> of I <sup>2</sup> C master through a pullup resistor.
2	Rx	Receive signal. Connect to V <sub>CC</sub> of P82B96 through a pullup resistor.
3	Tx	Transmit signal. Connect to V <sub>CC</sub> of P82B96 through a pullup resistor.
4	GND	Ground
5	Ty	Transmit signal. Connect to V <sub>CC</sub> of P82B96 through a pullup resistor.
6	Ry	Receive signal. Connect to V <sub>CC</sub> of P82B96 through a pullup resistor.
7	Sy	Serial clock bus or SCL. Connect to V <sub>CC</sub> of I <sup>2</sup> C master through a pullup resistor.
8	V <sub>CC</sub>	Supply voltage

## FUNCTIONAL BLOCK DIAGRAM



## Functional Description

### Sx and Sy

The I<sup>2</sup>C pins, Sx and Sy, are designed to interface with a normal I<sup>2</sup>C bus. The logic threshold-voltage levels on the I<sup>2</sup>C bus are independent of the supply V<sub>CC</sub>. The maximum I<sup>2</sup>C bus supply voltage is 15 V, and the specified static sink current is 3 mA.

Sx and Sy have two identical buffers. Each buffer is made up of two logic signal paths. The first one, named Tx or Ty, is a forward path from the I<sup>2</sup>C interface pin, which drives the buffered bus. The second one, named Rx or Ry, is a reverse signal path from the buffered bus input to drive the I<sup>2</sup>C bus interface.

There are two purposes for these paths: to sense the voltage state of the I<sup>2</sup>C pin (Sx or Sy) and transmit this state to Tx or Ty, respectively, and to detect the state of the Rx or Ry and pull the I<sup>2</sup>C pin low when Rx or Ry is low.

### Tx and Ty

Tx and Ty are open-collector outputs without ESD protection diodes to V<sub>CC</sub>. Each pin may be connected via a pullup resistor to a supply voltage in excess of V<sub>CC</sub>, as long as the 15-V rating is not exceeded. Tx and Ty have a larger current-sinking capability than a normal I<sup>2</sup>C device and can sink a static current of greater than 30 mA. They also have dynamic pulldown capability of 100-mA, typically.

A logic low is transmitted to Tx or Ty only when the voltage at the I<sup>2</sup>C pin (Sx or Sy) is below 0.6 V. A logic low at Rx or Ry causes the I<sup>2</sup>C bus (Sx or Sy) to be pulled to a logic low level in accordance with I<sup>2</sup>C requirements (maximum 1.5 V in 5-V applications), but not low enough to be looped back to the Tx or Ty output and cause the buffer to latch low.

The minimum low level that the P82B96 can achieve on the I<sup>2</sup>C bus by a low at Rx or Ry typically is 0.8 V.

If V<sub>CC</sub> fails, neither the I<sup>2</sup>C pins nor the Tx or Ty outputs are held low. Their open-collector configuration allows them to be pulled up to the rated maximum of 15 V without V<sub>CC</sub> present. The input configuration on Sx, Sy, Rx, and Ry also presents no loading of external signals when V<sub>CC</sub> is not present.

The effective input capacitance of any signal pin, measured by its effect on bus rise times, is less than 4 pF for all bus voltages and supply voltages, including V<sub>CC</sub> = 0 V.

# P82B96

## DUAL BIDIRECTIONAL BUS BUFFER

SCPS144–MAY 2006

### Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range		–0.3	18	V
V <sub>I</sub>	Voltage range on buffered input	Sx or Sy (SDA or SCL)	–0.3	18	V
		Rx or Ry	–0.3	18	
V <sub>O</sub>	Voltage range on buffered output	Sx or Sy (SDA or SCL)	–0.3	18	V
		Tx or Ty	–0.3	18	
I <sub>O</sub>	Continuous output current	Sx or Sy		250	mA
		Tx or Ty		250	
I <sub>CC</sub>	Continuous current through V <sub>CC</sub> or GND			250	mA
θ <sub>JA</sub>	Package thermal impedance <sup>(2)</sup>	D package		97	°C/W
		P package		85	
		PW package		149	
		DGK package		172	
T <sub>stg</sub>	Storage temperature range		–55	125	°C
T <sub>A</sub>	Operating free-air temperature range		–40	85	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The package thermal impedance is calculated in accordance with JESD 51-7.

### Recommended Operating Conditions

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		2	15	V
I <sub>OL</sub>	Low-level output current	Sx, Sy V <sub>Sx</sub> , V <sub>Sy</sub> = 1 V, V <sub>Rx</sub> , V <sub>Ry</sub> ≤ 0.42 V		3	mA
		Tx, Ty V <sub>Sx</sub> , V <sub>Sy</sub> = 0.4 V, V <sub>Tx</sub> , V <sub>Ty</sub> = 0.4 V		30	
V <sub>IOMax</sub>	Maximum input/output voltage level	Sx, Sy V <sub>Tx</sub> , V <sub>Ty</sub> = 0.4 V		15	V
		Tx, Ty V <sub>Sx</sub> , V <sub>Sy</sub> = 0.4 V		15	
V <sub>ILdiff</sub>	Low-level input voltage difference	Sx, Sy		0.4	V
T <sub>A</sub>	Operating free-air temperature		–40	85	°C

## Electrical Characteristics

$V_{CC} = 2.3 \text{ V}$  to  $2.7 \text{ V}$ , voltages are specified with respect to GND (unless otherwise noted)

PARAMETER			TEST CONDITIONS	T <sub>A</sub> = 25°C			T <sub>A</sub> = –40°C to 85°C		UNIT	
				MIN	TYP <sup>(1)</sup>	MAX	MIN	MAX		
ΔV/ΔT <sub>IN</sub>	Temperature coefficient of input thresholds	Sx, Sy		–2					mV/°C	
V <sub>OL</sub>	Low-level output voltage	Sx, Sy	I <sub>Sx</sub> , I <sub>Sy</sub> = 3 mA	0.8	0.88	1	See Figure 6		V	
			I <sub>Sx</sub> , I <sub>Sy</sub> = 0.2 mA	0.67	0.73	0.79	See Figure 5			
ΔV/ΔT <sub>OUT</sub>	Temperature coefficient of output low levels <sup>(2)</sup>	Sx, Sy	I <sub>Sx</sub> , I <sub>Sy</sub> = 0.2 mA	–1.8					mV/°C	
I <sub>CC</sub>	Quiescent supply current		Sx = Sy = V <sub>CC</sub>	0.9			1.8	2	mA	
ΔI <sub>CC</sub>	Additional supply current per pin low	Tx, Ty		1.7			2.75	3	mA	
I <sub>IOS</sub>	Dynamic output sink capability on I <sup>2</sup> C bus	Sx, Sy	V <sub>Sx</sub> , V <sub>Sy</sub> > 2 V, V <sub>Rx</sub> , V <sub>Ry</sub> = low	7	18	5.5			mA	
	Leakage current on I <sup>2</sup> C bus		V <sub>Sx</sub> , V <sub>Sy</sub> = 2.5 V, V <sub>Rx</sub> , V <sub>Ry</sub> = high	0.1		1	1		μA	
I <sub>IOT</sub>	Dynamic output sink capability on buffered bus	Tx, Ty	V <sub>Tx</sub> , V <sub>Ty</sub> > 1 V, V <sub>Sx</sub> , V <sub>Sy</sub> = low on I <sup>2</sup> C bus = 0.4 V	60	100	60			mA	
	Leakage current on buffered bus		V <sub>Tx</sub> , V <sub>Ty</sub> = V <sub>CC</sub> = 2.5 V, V <sub>Sx</sub> , V <sub>Sy</sub> = high	0.1		1	1		μA	
I <sub>I</sub>	Input current from I <sup>2</sup> C bus	Sx, Sy	Bus low, V <sub>Rx</sub> , V <sub>Ry</sub> = high	–1			1		μA	
	Input current from buffered bus	Rx, Ry	Bus low, V <sub>Rx</sub> , V <sub>Ry</sub> = 0.4 V	–1			1			
	Leakage current on buffered bus input		V <sub>Rx</sub> , V <sub>Ry</sub> = V <sub>CC</sub>	1			1.5			
V <sub>IT</sub>	Input threshold	Sx, Sy	Input logic level high threshold <sup>(3)</sup> on normal I <sup>2</sup> C bus	0.65			0.7	See Figure 8		V
			Input logic level low threshold <sup>(3)</sup> on normal I <sup>2</sup> C bus	0.6	0.65	See Figure 7				
		Rx, Ry	Input logic level high	0.58 V <sub>CC</sub>			0.58 V <sub>CC</sub>			
			Input threshold	0.5 V <sub>CC</sub>						
			Input logic level low	0.42 V <sub>CC</sub>			0.42 V <sub>CC</sub>			
V <sub>IOdiff</sub>	Input/output logic level difference <sup>(4)</sup>	Sx, Sy	(V <sub>Sx</sub> output low at 3 mA) – (V <sub>Sx</sub> input high max) for I <sup>2</sup> C applications	100	150	100			mV	
V <sub>IOrel</sub>	V <sub>CC</sub> voltage at which all buses are released	Sx, Sy Tx, Ty	Sx, Sy are low, V <sub>CC</sub> ramping, voltage on Tx, Ty lowered until released	1			1			V
ΔV/ΔT <sub>REL</sub>	Temperature coefficient of release voltage			–4					mV/K	
C <sub>in</sub>	Input capacitance	Rx, Ry		2.5			4	4	pF	

(1) Typical value is at  $V_{CC} = 2.5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$

(2) The output logic low depends on the sink current.

(3) The input logic threshold is independent of the supply voltage.

(4) The minimum value requirement for pullup current, 200 μA, ensures that the minimum value for  $V_{Sx}$  output low always exceeds the minimum  $V_{Sx}$  input high level to eliminate any possibility of latching. The specified difference is specified by design within any device. While the tolerances on absolute levels allow a small probability that the low from one Sx output is recognized by an Sx input of another P82B96, this has no consequences for normal applications. In any design, the Sx pins of different devices should never be linked, because the resulting system would be very susceptible to induced noise and would not support all I<sup>2</sup>C operating modes.

# P82B96

## DUAL BIDIRECTIONAL BUS BUFFER

SCPS144–MAY 2006

### Electrical Characteristics

$V_{CC} = 3\text{ V to }3.6\text{ V}$ , voltages are specified with respect to GND (unless otherwise noted)

PARAMETER		TEST CONDITIONS	$T_A = 25^\circ\text{C}$			$T_A = -40^\circ\text{C to }85^\circ\text{C}$		UNIT
			MIN	TYP <sup>(1)</sup>	MAX	MIN	MAX	
$\Delta V/\Delta T_{IN}$	Temperature coefficient of input thresholds	Sx, Sy		–2				mV/°C
$V_{OL}$	Low-level output voltage	Sx, Sy	$I_{Sx}, I_{Sy} = 3\text{ mA}$	0.8	0.88	1	See Figure 6	V
			$I_{Sx}, I_{Sy} = 0.2\text{ mA}$	0.67	0.73	0.79	See Figure 5	
$\Delta V/\Delta T_{OUT}$	Temperature coefficient of output low levels <sup>(2)</sup>	Sx, Sy	$I_{Sx}, I_{Sy} = 0.2\text{ mA}$	–1.8				mV/°C
$I_{CC}$	Quiescent supply current	$Sx = Sy = V_{CC}$		0.9	1.8		2	mA
$\Delta I_{CC}$	Additional supply current per pin low	Tx, Ty		1.7	2.75		3	mA
$I_{IOS}$	Dynamic output sink capability on I <sup>2</sup> C bus	Sx, Sy	$V_{Sx}, V_{Sy} > 2\text{ V}$ , $V_{Rx}, V_{Ry} = \text{low}$	7	18		5.7	mA
	Leakage current on I <sup>2</sup> C bus		$V_{Sx}, V_{Sy} = 5\text{ V}$ , $V_{Rx}, V_{Ry} = \text{high}$		0.1	1	1	μA
$I_{IOT}$	Dynamic output sink capability on buffered bus	Tx, Ty	$V_{Tx}, V_{Ty} > 1\text{ V}$ , $V_{Sx}, V_{Sy} = \text{low on I}^2\text{C bus} = 0.4\text{ V}$	60	100		60	mA
	Leakage current on buffered bus		$V_{Tx}, V_{Ty} = V_{CC} = 3.3\text{ V}$ , $V_{Sx}, V_{Sy} = \text{high}$		0.1	1	1	μA
$I_I$	Input current from I <sup>2</sup> C bus	Sx, Sy	Bus low, $V_{Rx}$ , $V_{Ry} = \text{high}$	–1			1	μA
	Input current from buffered bus	Rx, Ry	Bus low, $V_{Rx}$ , $V_{Ry} = 0.4\text{ V}$	–1			1	
	Leakage current on buffered bus input		$V_{Rx}, V_{Ry} = V_{CC}$	1			1.5	
$V_{IT}$	Input threshold	Sx, Sy	Input logic-level high threshold <sup>(3)</sup> on normal I <sup>2</sup> C bus	0.65	0.7		See Figure 8	V
			Input logic-level low threshold <sup>(3)</sup> on normal I <sup>2</sup> C bus	0.6	0.65		See Figure 7	
		Rx, Ry	Input logic level high	$0.58 V_{CC}$		$0.58 V_{CC}$		
			Input threshold	$0.5 V_{CC}$				
			Input logic level low		$0.42 V_{CC}$		$0.42 V_{CC}$	
$V_{Iodiff}$	Input/output logic level difference <sup>(4)</sup>	Sx, Sy	( $V_{Sx}$ output low at 3 mA) – ( $V_{Sx}$ input high max) for I <sup>2</sup> C applications	100	150		100	mV
$V_{IOrel}$	$V_{CC}$ voltage at which all buses are released	Sx, Sy Tx, Ty	Sx, Sy are low, $V_{CC}$ ramping, voltage on Tx, Ty lowered until released	1			1	V

(1) Typical value is at  $V_{CC} = 3.3\text{ V}$ ,  $T_A = 25^\circ\text{C}$

(2) The output logic low depends on the sink current.

(3) The input logic threshold is independent of the supply voltage.

(4) The minimum value requirement for pullup current, 200 μA, ensures that the minimum value for  $V_{Sx}$  output low always exceeds the minimum  $V_{Sx}$  input high level to eliminate any possibility of latching. The specified difference is specified by design within any device. While the tolerances on absolute levels allow a small probability that the low from one Sx output is recognized by an Sx input of another P82B96, this has no consequences for normal applications. In any design, the Sx pins of different devices never should be linked, because the resulting system would be very susceptible to induced noise and would not support all I<sup>2</sup>C operating modes.

## Electrical Characteristics (continued)

$V_{CC} = 3\text{ V to }3.6\text{ V}$ , voltages are specified with respect to GND (unless otherwise noted)

PARAMETER			TEST CONDITIONS	$T_A = 25^\circ\text{C}$			$T_A = -40^\circ\text{C to }85^\circ\text{C}$		UNIT
				MIN	TYP <sup>(1)</sup>	MAX	MIN	MAX	
$\Delta V/\Delta T_{REL}$	Temperature coefficient of release voltage				–4				mV/K
$C_{in}$	Input capacitance	Rx, Ry			2.5	4		4	pF

## Electrical Characteristics

$V_{CC} = 4.5\text{ V to }5.5\text{ V}$ , voltages are specified with respect to GND (unless otherwise noted)

PARAMETER			TEST CONDITIONS	T <sub>A</sub> = 25°C			T <sub>A</sub> = –40°C to 85°C		UNIT	
				MIN	TYP <sup>(1)</sup>	MAX	MIN	MAX		
ΔV/ΔT <sub>IN</sub>	Temperature coefficient of input thresholds	Sx, Sy		–2					mV/°C	
V <sub>OL</sub>	Low-level output voltage	Sx, Sy	I <sub>Sx</sub> , I <sub>Sy</sub> = 3 mA	0.8	0.88	1	See Figure 6		V	
			I <sub>Sx</sub> , I <sub>Sy</sub> = 0.2 mA	0.67	0.73	0.79	See Figure 5			
ΔV/ΔT <sub>OUT</sub>	Temperature coefficient of output low levels <sup>(2)</sup>	Sx, Sy	I <sub>Sx</sub> , I <sub>Sy</sub> = 0.2 mA	–1.8					mV/°C	
I <sub>CC</sub>	Quiescent supply current		Sx = Sy = V <sub>CC</sub>	0.9			1.8	2	mA	
ΔI <sub>CC</sub>	Additional supply current per pin low	Tx, Ty		1.7			2.75	3	mA	
I <sub>IOS</sub>	Dynamic output sink capability on I <sup>2</sup> C bus	Sx, Sy	V <sub>Sx</sub> , V <sub>Sy</sub> > 2 V, V <sub>Rx</sub> , V <sub>Ry</sub> = low	7	18	6			mA	
	Leakage current on I <sup>2</sup> C bus		V <sub>Sx</sub> , V <sub>Sy</sub> = 5 V, V <sub>Rx</sub> , V <sub>Ry</sub> = high	0.1			1	1	μA	
I <sub>IOT</sub>	Dynamic output sink capability on buffered bus	Tx, Ty	V <sub>Tx</sub> , V <sub>Ty</sub> > 1 V, V <sub>Sx</sub> , V <sub>Sy</sub> = low on I <sup>2</sup> C bus = 0.4 V	60	100	60			mA	
	Leakage current on buffered bus		V <sub>Tx</sub> , V <sub>Ty</sub> = V <sub>CC</sub> = 5 V, V <sub>Sx</sub> , V <sub>Sy</sub> = high	0.1			1	1	μA	
I <sub>I</sub>	Input current from I <sup>2</sup> C bus	Sx, Sy	Bus low, V <sub>Rx</sub> , V <sub>Ry</sub> = high	–1			1			μA
	Input current from buffered bus	Rx, Ry	Bus low, V <sub>Rx</sub> , V <sub>Ry</sub> = 0.4 V	–1			1			
	Leakage current on buffered bus input		V <sub>Rx</sub> , V <sub>Ry</sub> = V <sub>CC</sub>	1			1.5			
V <sub>IT</sub>	Input threshold	Sx, Sy	Input logic-level high threshold <sup>(3)</sup> on normal I <sup>2</sup> C bus	0.65			0.7	See Figure 8		V
			Input logic-level low threshold <sup>(3)</sup> on normal I <sup>2</sup> C bus	0.6	0.65	See Figure 7				
		Rx, Ry	Input logic level high	0.58 V <sub>CC</sub>			0.58 V <sub>CC</sub>			
			Input threshold	0.5 V <sub>CC</sub>						
			Input logic level low	0.42 V <sub>CC</sub>			0.42 V <sub>CC</sub>			
V <sub>IOdiff</sub>	Input/output logic level difference <sup>(4)</sup>	Sx, Sy	(V <sub>Sx</sub> output low at 3 mA) – (V <sub>Sx</sub> input high max) for I <sup>2</sup> C applications	100	150	100			mV	
V <sub>IOrel</sub>	V <sub>CC</sub> voltage at which all buses are released	Sx, Sy Tx, Ty	Sx, Sy are low, V <sub>CC</sub> ramping, voltage on Tx, Ty lowered until released	1			1			V

(1) Typical value is at  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$

(2) The output logic low depends on the sink current.

(3) The input logic threshold is independent of the supply voltage.

(4) The minimum value requirement for pullup current, 200 μA, ensures that the minimum value for  $V_{SX}$  output low always exceeds the minimum  $V_{SX}$  input high level to eliminate any possibility of latching. The specified difference is specified by design within any device. While the tolerances on absolute levels allow a small probability that the low from one Sx output is recognized by an Sx input of another P82B96, this has no consequences for normal applications. In any design, the Sx pins of different devices never should be linked, because the resulting system would be very susceptible to induced noise and would not support all I<sup>2</sup>C operating modes.



## Electrical Characteristics (continued)

$V_{CC} = 4.5\text{ V}$  to  $5.5\text{ V}$ , voltages are specified with respect to GND (unless otherwise noted)

PARAMETER		TEST CONDITIONS	$T_A = 25^\circ\text{C}$			$T_A = -40^\circ\text{C to } 85^\circ\text{C}$		UNIT
			MIN	TYP <sup>(1)</sup>	MAX	MIN	MAX	
$\Delta V/\Delta T_{REL}$	Temperature coefficient of release voltage			–4				mV/K
$C_{in}$	Input capacitance	Rx, Ry		2.5	4		4	pF

# P82B96

## DUAL BIDIRECTIONAL BUS BUFFER

SCPS144–MAY 2006

### Electrical Characteristics

$V_{CC} = 15\text{ V}$ , voltages are specified with respect to GND (unless otherwise noted)

PARAMETER			TEST CONDITIONS	T <sub>A</sub> = 25°C			T <sub>A</sub> = –40°C to 85°C		UNIT	
				MIN	TYP <sup>(1)</sup>	MAX	MIN	MAX		
ΔV/ΔT <sub>IN</sub>	Temperature coefficient of input thresholds	Sx, Sy		–2					mV/°C	
V <sub>OL</sub>	Low-level output voltage	Sx, Sy	I <sub>Sx</sub> , I <sub>Sy</sub> = 3 mA	0.8	0.88	1	See Figure 6		V	
			I <sub>Sx</sub> , I <sub>Sy</sub> = 0.2 mA	0.67	0.73	0.79	See Figure 5			
ΔV/ΔT <sub>OUT</sub>	Temperature coefficient of output low levels <sup>(2)</sup>	Sx, Sy	I <sub>Sx</sub> , I <sub>Sy</sub> = 0.2 mA	–1.8					mV/°C	
I <sub>CC</sub>	Quiescent supply current		Sx = Sy = V <sub>CC</sub>	0.9			1.8	2	mA	
ΔI <sub>CC</sub>	Additional supply current per pin low	Tx, Ty		1.7			2.75	3	mA	
I <sub>IOS</sub>	Dynamic output sink capability on I <sup>2</sup> C bus	Sx, Sy	V <sub>Sx</sub> , V <sub>Sy</sub> > 2 V, V <sub>Rx</sub> , V <sub>Ry</sub> = low	7	18	6.5			mA	
	Leakage current on I <sup>2</sup> C bus		V <sub>Sx</sub> , V <sub>Sy</sub> = 15 V, V <sub>Rx</sub> , V <sub>Ry</sub> = high	0.1			1	1	μA	
I <sub>IOT</sub>	Dynamic output sink capability on buffered bus	Tx, Ty	V <sub>Tx</sub> , V <sub>Ty</sub> > 1 V, V <sub>Sx</sub> , V <sub>Sy</sub> = low on I <sup>2</sup> C bus = 0.4 V	60	100	60			mA	
	Leakage current on buffered bus		V <sub>Tx</sub> , V <sub>Ty</sub> = V <sub>CC</sub> = 15 V, V <sub>Sx</sub> , V <sub>Sy</sub> = high	0.1			1	1	μA	
I <sub>I</sub>	Input current from I <sup>2</sup> C bus	Sx, Sy	Bus low, V <sub>Rx</sub> , V <sub>Ry</sub> = high	–1			1			μA
	Input current from buffered bus	Rx, Ry	Bus low, V <sub>Rx</sub> , V <sub>Ry</sub> = 0.4 V	–1			1			
	Leakage current on buffered bus input		V <sub>Rx</sub> , V <sub>Ry</sub> = V <sub>CC</sub>	1			1.5			
V <sub>IT</sub>	Input threshold	Sx, Sy	Input logic-level high threshold <sup>(3)</sup> on normal I <sup>2</sup> C bus	0.65			0.7	See Figure 8		V
			Input logic-level high threshold <sup>(3)</sup> on normal I <sup>2</sup> C bus	0.6	0.65	See Figure 7				
		Rx, Ry	Input logic level high	0.58 V <sub>CC</sub>			0.58 V <sub>CC</sub>			
			Input threshold	0.5 V <sub>CC</sub>						
			Input logic level low	0.42 V <sub>CC</sub>			0.42 V <sub>CC</sub>			
V <sub>Iodiff</sub>	Input/output logic level difference <sup>(4)</sup>	Sx, Sy	(V <sub>Sx</sub> output low at 3 mA) – (V <sub>Sx</sub> input high max) for I <sup>2</sup> C applications	100	150	100			mV	

(1) Typical value is at  $V_{CC} = 15\text{ V}$ ,  $T_A = 25^\circ\text{C}$

(2) The output logic low depends on the sink current.

(3) The input logic threshold is independent of the supply voltage.

(4) The minimum value requirement for pullup current, 200 μA, ensures that the minimum value for  $V_{SX}$  output low always exceeds the minimum  $V_{SX}$  input high level to eliminate any possibility of latching. The specified difference is specified by design within any device. While the tolerances on absolute levels allow a small probability that the low from one Sx output is recognized by an Sx input of another P82B96, this has no consequences for normal applications. In any design, the Sx pins of different devices never should be linked, because the resulting system would be very susceptible to induced noise and would not support all I<sup>2</sup>C operating modes.

## Electrical Characteristics (continued)

$V_{CC} = 15\text{ V}$ , voltages are specified with respect to GND (unless otherwise noted)

PARAMETER			TEST CONDITIONS	$T_A = 25^\circ\text{C}$			$T_A = -40^\circ\text{C to } 85^\circ\text{C}$		UNIT
				MIN	TYP <sup>(1)</sup>	MAX	MIN	MAX	
$V_{IOrel}$	$V_{CC}$ voltage at which all buses are released	Sx, Sy Tx, Ty	Sx, Sy are low, $V_{CC}$ ramping, voltage on Tx, Ty lowered until released	1			1		V
$\Delta V/\Delta T_{REL}$	Temperature coefficient of release voltage				–4				mV/K
$C_{in}$	Input capacitance	Rx, Ry			2.5	4		4	pF






## Switching Characteristics

$V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$ , no capacitive loads, voltages are specified with respect to GND (unless otherwise noted)


PARAMETER		FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	TYP	UNIT
$t_{pzi}$	Buffer delay time on falling input <sup>(1)</sup>	$V_{Sx}$ (or $V_{Sy}$ ) = input switching threshold	$V_{Tx}$ (or $V_{Ty}$ ) output falling 50% of $V_{LOAD}$	$R_{Tx}$ pullup = 160 $\Omega$ , $C_{Tx}$ = 7 pF + board trace capacitance	70	ns
$t_{plz}$	Buffer delay time on rising input <sup>(2)</sup>	$V_{Sx}$ (or $V_{Sy}$ ) = input switching threshold	$V_{Tx}$ (or $V_{Ty}$ ) output reaching 50% of $V_{LOAD}$	$R_{Tx}$ pullup = 160 $\Omega$ , $C_{Tx}$ = 7 pF + board trace capacitance	90	ns
$t_{pzi}$	Buffer delay time on falling input <sup>(3)</sup>	$V_{Rx}$ (or $V_{Ry}$ ) = input switching threshold	$V_{Sx}$ (or $V_{Sy}$ ) output falling 50% of $V_{LOAD}$	$R_{Sx}$ pullup = 1500 $\Omega$ , $C_{Tx}$ = 7 pF + board trace capacitance	250	ns
$t_{plz}$	Buffer delay time on rising input <sup>(4)</sup>	$V_{Rx}$ (or $V_{Ry}$ ) = input switching threshold	$V_{Sx}$ (or $V_{Sy}$ ) output reaching 50% of $V_{LOAD}$	$R_{Sx}$ pullup = 1500 $\Omega$ , $C_{Tx}$ = 7 pF + board trace capacitance	270	ns

- (1) The fall time of  $V_{Tx}$  from 5 V to 2.5 V in the test is approximately 15 ns.
- (2) The fall time of  $V_{Sx}$  from 5 V to 2.5 V in the test is approximately 50 ns.
- (3) The rise time of  $V_{Tx}$  from 0 V to 2.5 V in the test is approximately 20 ns.
- (4) The rise time of  $V_{Sx}$  from 0.9 V to 2.5 V in the test is approximately 70 ns.

## TYPICAL CHARACTERISTICS




## PARAMETER MEASUREMENT INFORMATION



TEST	S1
$t_{PLZ}/t_{PZL}$	$V_{CC}$

### TEST CIRCUIT FOR OPEN-DRAIN OUTPUT



### VOLTAGE WAVEFORMS PROPAGATION DELAY AND OUTPUT TRANSITION TIMES

- A.  $C_L$  includes probe and jig capacitance.
- B. All inputs are supplied by generators having the following characteristics:  $PRR \leq 10 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r/t_f \leq 30 \text{ ns}$ .

**Figure 1. Test Circuit and Voltage Waveforms**

## APPLICATION INFORMATION

### Typical Applications

Figure 2 through Figure 4 show typical applications for the P82B96.




Figure 2. Interfacing I²C Bus With Different Logic Levels




Figure 3. Galvanic Isolation of I²C Nodes




Figure 4. Long-Distance I²C Communications

## APPLICATION INFORMATION (continued)

Figure 5 shows how a master I<sup>2</sup>C bus can be protected against short circuits or failures in applications that involve plug/socket connections and long cables that may become damaged. A simple circuit is added to monitor the SDA bus and, if its low time exceeds the design value, disconnect the master bus. P82B96 frees all of its I/Os if its supply is removed, so one option is to connect its V<sub>CC</sub> to the output of a logic gate from, for example, the LVC family. The SDA and SCL lines could be timed, and V<sub>CC</sub> disabled via the gate, if a line exceeds a design value of the low period. If the supply voltage of logic gates restricts the choice of V<sub>CC</sub> supply, the low-cost discrete circuit in Figure 5 can be used. If the SDA line is held low, the 100-nF capacitor charges, and R<sub>y</sub> is pulled toward V<sub>CC</sub>. When it exceeds V<sub>CC</sub>/2, R<sub>y</sub> sets S<sub>y</sub> high, which effectively releases it.





Figure 5. Extending DCC Bus

In this example, the SCL line is made unidirectional by tying R<sub>x</sub> to V<sub>CC</sub>. The state of the buffered SCL line cannot affect the master clock line, which is allowed when clock stretching is not required. It is simple to add an additional transistor or diode to control the R<sub>x</sub> input in the same way as R<sub>y</sub>, when necessary. The +V cable drive can be any voltage up to 15 V, and the bus may be run at a lower impedance by selecting pullup resistors for a static sink current up to 30 mA. V<sub>CC1</sub> and V<sub>CC2</sub> may be chosen to suit the connected devices. Because DDC uses relatively low speeds (<100 kHz), the cable length is not restricted to 20 m by the I<sup>2</sup>C signaling, but it may be limited by the video signaling.

Figure 6 and Table 1 show that P82B96 can achieve high clock rates over long cables. While calculating with lumped wiring capacitance yields reasonable approximations to actual timing; even 25 m of cable is better treated using transmission line theory. Flat ribbon cables connected as shown, with the bus signals on the outer edge, have a characteristic impedance in the range 100–200 Ω. For simplicity, they cannot be terminated in their characteristic impedance, but a practical compromise is to use the minimum pullup allowed for P82B96 and place half this termination at each end of the cable. When each pullup is below 330 Ω, the rising-edge waveforms have their first voltage step level above the logic threshold at R<sub>x</sub>, and cable timing calculations can be based on the fast rise/fall times of resistive loading, plus simple one-way propagation delays. When the pullup is larger, but below 750 Ω, the threshold at R<sub>x</sub> is crossed after one signal reflection. So, at the sending

## APPLICATION INFORMATION (continued)

end, it is crossed after two times the one-way propagation delay and, at the receiving end, after three times that propagation delay. For flat cables with partial plastic dielectric insulation (by using outer cores) the one-way propagation delays are about 5 ns/m. The 10% to 90% rise and fall times on the cable are between 20 ns and 50 ns, so their delay contributions are small. There is ringing on falling edges that can be damped, if required, using Schottky diodes, as shown.



**Figure 6. Driving Ribbon or Flat Telephone Cables**

**Table 1. Bus Capabilities**

V <sub>CC1</sub> (V)	+V CABLE (V)	V <sub>CC2</sub> (V)	R1 (Ω)	R2 (kΩ)	C2 (pF)	CABLE LENGTH (m)	CABLE CAPACITANCE	CABLE DELAY (ns)	MASTER SCL PULSE DURATION (ns)		BUS CLOCK SPEED (kHz)	MAXIMUM SLAVE RESPONSE DELAY
									HIGH	LOW		
5	12	5	750	2.2	400	250	(1)	1250	600	4000	120	(2)
5	12	5	750	2.2	220	100	(1)	500	600	2600	185	(2)
3.3	5	3.3	330	1	220	25	1 nF	125	600	1500	390	(2)
3.3	5	3.3	330	1	100	3	120 pF	15	600	1000	500	600 ns

(1) Not applicable; calculations are delay based.

(2) Normal 400-kHz bus specification


When the master SCL high and low periods can be programmed separately, the timings can allow for bus delays. The low period should be programmed to achieve the minimum 1300 ns plus the net delay in the slave response data signal caused by bus and buffer delays. The longest data delay is the sum of the delay of the falling edge of SCL from master to slave and the delay of the rising edge of SDA from slave data to master. Because the buffer stretches the programmed SCL low period, the actual SCL frequency is lower than calculated from the programmed clock periods. In the example for the 25-m cable in [Table 1](#), the clock is stretched 400 ns, the falling edge of SCL is delayed 490 ns, and the SDA rising edge is delayed 570 ns. The required additional low period is  $(490 + 570) = 1060$  ns and the I²C bus specifications already include an allowance for a worst-case bus rise time (0% to 70%) of 425 ns. The bus rise time can be 300 ns (30% to 70%), which means it can be 425 ns (0% to 70%). The 25-m cable delay times include all rise and fall times. Therefore, the device only needs to be programmed with an additional  $(1060 - 400 - 425) = 235$  ns, making a total programmed low period 1535 ns. The programmed low is stretched by 400 ns to yield an actual bus low time of 1935 ns, which, allowing the minimum high period of 600 ns, yields a cycle period of 2535 ns or 394 kHz.



Note that, in both the 100-m and 250-m examples, the capacitive loading on the I<sup>2</sup>C buses at each end is within the maximum allowed Standard mode loading of 400 pF, but exceeds the Fast mode limit. This is an example of a hybrid mode, because it relies on the response delays of Fast mode parts, but uses (allowable) Standard mode bus loadings with rise times that contribute significantly to the system delays. The cables cause large propagation delays. Therefore, these systems must operate well below the 400-kHz limit, but illustrate how they still can exceed the 100-kHz limit, provided all parts are capable of Fast mode operation. The fastest example illustrates how the 400-kHz limit can be exceeded, provided master and slave parts have delay specifications smaller than the maximum allowed. Many TI slaves have delays shorter than 600 ns, but none have that specified.

## Calculating System Delays and Bus-Clock Frequency for Fast Mode System

Figure 7 through Figure 9 show the P82B96 used to drive extended bus wiring, with relatively large capacitance, linking two Fast mode I<sup>2</sup>C bus nodes. It includes simplified expressions for making the relevant timing calculations for 3.3-/5-V operation. Because the buffers and the wiring introduce timing delays, it may be necessary to decrease the nominal SCL frequency below 400 kHz. In most cases, the actual bus frequency is lower than the nominal master timing, due to bit-wise stretching of the clock periods.




Falling edge of SCL at master is delayed by the buffers and bus fall times.

Effective Delay of SCL at Slave =  $255 + 17 V_{CCM} + (2.5 + 4 \times 10^9 C_b) V_{CCB}$  (ns)

C = F, V = Volts

Figure 7.




Rising edge of SCL at master is delayed (clock stretch) by buffer and bus rise times.

Effective delay of SCL at master =  $270 + R_m C_m + 0.7 R_b C_b$  (ns)

C = F, R = Ω

Figure 8.



Rising edge of SDA at slave is delayed by the buffers and bus rise times.  
Effective delay of SDA at master =  $270 + 0.2R_sC_s + 0.7(R_bC_b + R_mC_m)$  (ns)  
C = F, R =  $\Omega$

**Figure 9.**

The delay factors involved in calculation of the allowed bus speed are:

1. The propagation delay of the master signal through the buffers and wiring to the slave. The important delay is that of the falling edge of SCL, because this edge requests the data or ACK from a slave.
2. The effective stretching of the nominal low period of SCL at the master, caused by the buffer and bus rise times.
3. The propagation delay of the slave response signal through the buffers and wiring back to the master. The important delay is that of a rising edge in the SDA signal. Rising edges always are slower and, therefore, are delayed by a longer time than falling edges. (The rising edges are limited by the passive pullup, while falling edges actively are driven.)

The timing requirement in any I<sup>2</sup>C system is that a slave's data response (which is provided in response to a falling edge of SCL) must be received at the master before the end of the corresponding low period of SCL as it appears on the bus wiring at the master. Because all slaves, as a minimum, satisfy the worst-case timing requirements of a 400-kHz part, they must provide their response within the minimum allowed clock low period of 1300 ns. Therefore, in systems that introduce additional delays, it is necessary only to extend that minimum clock low period by any effective delay of the slave response. The effective delay of the slave's response equals the total delays in SCL falling edge from the master reaching the slave (A) minus the effective delay (stretch) of the SCL rising edge (B) plus total delays in the slave response data, carried on SDA, and reaching the master ©).

The master microcontroller should be programmed to produce a nominal SCL low period of (1300 + A – B + C) ns and should be programmed to produce the nominal minimum SCL high period of 600 ns. Then, a check should be made to ensure the cycle time is not shorter than the minimum 2500 ns. If found to be necessary, increase either cycle clock period.

Due to clock stretching, the SCL cycle time always is longer than (600 + 1300 + A + C) ns.

**Sample Calculations**

The master bus has an  $R_m C_m$  product of 100 ns and  $V_{CCM} = 5$  V.

The buffered bus has a capacitance of 1 nF and a pullup resistor of 160  $\Omega$  to 5 V, giving an  $R_b C_b$  product of 160 ns. The slave bus also has an  $R_s C_s$  product of 100 ns.

The master low period should be programmed to be  $\geq (1300 + 372.5 - 482 + 472)$  ns, which calculates to  $\geq 1662.5$  ns.

The master high period may be programmed to the minimum 600 ns. The nominal master clock period is  $\geq (1662.5 + 600)$  ns = 2262.5 ns, equivalent to a frequency of 442 kHz.

The actual bus-clock period, including the 482-ns clock stretch effect, is below (nominal + stretch) =  $(2262.5 + 482)$  ns or  $\geq 2745$  ns, equivalent to an allowable frequency of 364 kHz.

**PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
P82B96D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
P82B96DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
P82B96DGKR	ACTIVE	MSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
P82B96DGKRG4	ACTIVE	MSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
P82B96DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
P82B96DRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
P82B96P	ACTIVE	PDIP	P	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
P82B96PE4	ACTIVE	PDIP	P	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
P82B96PW	ACTIVE	TSSOP	PW	8	150	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
P82B96PWG4	ACTIVE	TSSOP	PW	8	150	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
P82B96PWR	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
P82B96PWRG4	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## P (R-PDIP-T8)

## PLASTIC DUAL-IN-LINE




- NOTES:
- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. Falls within JEDEC MS-001

For the latest package information, go to [http://www.ti.com/sc/docs/package/pkg\\_info.htm](http://www.ti.com/sc/docs/package/pkg_info.htm)

## DGK (S-PDSO-G8)

## PLASTIC SMALL-OUTLINE PACKAGE



## NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
- D. Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.

## D (R-PDSO-G8)

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012 variation AA.



## PW (R-PDSO-G\*\*)

## PLASTIC SMALL-OUTLINE PACKAGE

14 PINS SHOWN



- NOTES: A. All linear dimensions are in millimeters.  
 B. This drawing is subject to change without notice.  
 C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.  
 D. Falls within JEDEC MO-153

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

<b>Products</b>		<b>Applications</b>	
Amplifiers	<a href="http://amplifier.ti.com">amplifier.ti.com</a>	Audio	<a href="http://www.ti.com/audio">www.ti.com/audio</a>
Data Converters	<a href="http://dataconverter.ti.com">dataconverter.ti.com</a>	Automotive	<a href="http://www.ti.com/automotive">www.ti.com/automotive</a>
DSP	<a href="http://dsp.ti.com">dsp.ti.com</a>	Broadband	<a href="http://www.ti.com/broadband">www.ti.com/broadband</a>
Interface	<a href="http://interface.ti.com">interface.ti.com</a>	Digital Control	<a href="http://www.ti.com/digitalcontrol">www.ti.com/digitalcontrol</a>
Logic	<a href="http://logic.ti.com">logic.ti.com</a>	Military	<a href="http://www.ti.com/military">www.ti.com/military</a>
Power Mgmt	<a href="http://power.ti.com">power.ti.com</a>	Optical Networking	<a href="http://www.ti.com/opticalnetwork">www.ti.com/opticalnetwork</a>
Microcontrollers	<a href="http://microcontroller.ti.com">microcontroller.ti.com</a>	Security	<a href="http://www.ti.com/security">www.ti.com/security</a>
		Telephony	<a href="http://www.ti.com/telephony">www.ti.com/telephony</a>
		Video & Imaging	<a href="http://www.ti.com/video">www.ti.com/video</a>
		Wireless	<a href="http://www.ti.com/wireless">www.ti.com/wireless</a>

Mailing Address: Texas Instruments  
Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated