


# CXB1572Q

# Post amplifier for Optical Fiber Communication Receiver

#### Description

The CXB1572Q achieves the 2R optical-fiber communication receiver functions (Reshaping and Regenerating) on a single chip. This IC is also equipped with the signal interruption alarm output function, which is used to discriminate the existence of data input.



#### Features

- Auto-offset canceler circuit
- Signal interruption alarm output
- 2-level switching function of identification maximum voltage amplitude for alarm block
- Single 3.3 V power supply

#### Applications

- FDDI : 125 Mb/s
- SONET/SDH : 155.52 Mb/s
- ESCON : 200 Mb/s
- Fiber channel : 265.625 Mb/s
- ATM : 155.52 Mb/s

#### **Absolute Maximum Ratings**

<ul> <li>Supply voltage</li> </ul>	Vcc – Vee	-0.3 to +7.0	V				
<ul> <li>Storage temperature</li> </ul>	Tstg	-65 to +150	°C				
• Input voltage difference : I $V_D - V_{\overline{D}}$ I	Vdif	0 to +2.5	V				
<ul> <li>SW input voltage</li> </ul>	Vi	VEE to VCC	V				
<ul> <li>Output current (Continuous)</li> </ul>	lo	0 to 50	mA				
(Surge current)		0 to 100	mA				
Recommended Operating Conditions							


1 5			
<ul> <li>Supply voltage</li> </ul>	Vcc – Vee	3.0 to 3.6	V
<ul> <li>Termination voltage (for data/alarm)</li> </ul>	Vcc – Vt1	1.8 to 2.2	V
<ul> <li>Termination voltage (for alarm 2)</li> </ul>	VT2	Vee	V
• Termination resistance (for data/alarm)	RT1	46 to 56	Ω
<ul> <li>Termination resistance (for alarm 2)</li> </ul>	RT2	460 to 560	Ω
<ul> <li>Operating temperature</li> </ul>	Та	-40 to +85	°C

#### Structure

Bipolar silicon monolithic IC

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

# **Block Diagram and Pin Configuration**



# **Pin Description**

Pin No.	Symbol			Equivalent circuit	Description
		DC	AC		
1	VccP				Positive power supply for external power supply.
2	VccA	0 V			
3	Veel	-3.3 V		VccA	Generates the default voltage between UP and DOWN. The voltage (5.3 mV for input conversion) can be generated between UP and DOWN (Pins 30 and 31) as alarm setting level 1 by this pin to Open. The voltage (12 mV for input conversion) can be generated as alarm setting level 2 by connecting this pin to VEEA.
4	SW	0 V (OPEN) or –3.3 V		VccA \$60k 40k VREF VEEA	Switches the identification maximum voltage amplitude. High voltage when open; the identification maximum voltage amplitude becomes 50 mVp-p. Low voltage when connecting this pin to VEE; the amplitude becomes 20 mVp-p.
5	D	–1.3 V	-0.9 V to -1.7 V		Limiting amplifier block input. Be sure to make this input with
6	D	–1.3 V	–0.9 V to –1.7 V		AC coupled.
7	VccA	0 V		VccA	Positive power supply for analog block.
8	CAP1	–1.8 V		$ \begin{array}{c}       5 \\       6 \\       100 \\       1.5k \\       10k \\       200 \\       2k \\       9 \\       10k \\       200 \\       10k \\  $	Pins 8 and 11 connect a capacitor which determines the cut-off frequency for feedback block, and
9	R2K				2 k $\Omega$ is connected between Pins 8 and 9; 3 k $\Omega$ between Pins 10 and 11. A resistor which is to be
10	R3K				inserted in parallel with a capacitor can be selected 5 ways by external wiring, and DC feedback gain can be varied due to
11	CAP1	–1.8 V			compensate the input duty cycle distortion.

—3—

		Туріс	al pin		
Pin No.	Symbol		ge (V)	Equivalent circuit	Description
		DC	AC		
12	VEEA	–3.3 V			Negative power supply for analog block.
13	VccA	0 V			Positive power supply for analog block.
14	VeeD	–3.3 V			Negative power supply for digital block.
15	VccD	0 V			Positive power supply for digital block.
16	NC				No connected.
17	NC				No connected.
18	Q		–0.9 V to –1.7 V	VccDA	Data signal output. Terminate this pin in 50 $\Omega$ at
19	Q		–0.9 V to −1.7 V		$V_{TT} = -2 V.$
20	VccDA	0 V			Positive power supply for output buffer.
21	SD		–0.9 V to –1.7 V	VccDA	Alarm signal output. Terminate this pin in 50 $\Omega$ at
22	SD		–0.9 V to −1.7 V		$V_{TT} = -2 V.$
23	VccDA	0 V			Positive power supply for digital block.
24	VccD	0 V			Positive power supply for digital block.
25 26 27	NC				No connected.

		Typic	al pin		
Pin No.	Symbol	voltage (V)		Equivalent circuit	Description
		DC	AC		
28	CAP3	–1.8 V			Connects a peak hold circuit capacitor for alarm block. 470 pF should be connected to VccA each. CAP2 pin $\rightarrow$ Peak hold
29	CAP2	–1.8 V		5μA 5μA • • • • • • • • • • • • • • • • • • •	capacitor connection for alarm level setting block. CAP3 pin → Peak hold capacitor connection for limiting amplifier signal.
30	DOWN	-1090 mV (for VEEI = -3.3 V)		VccA \$986 31 30 VccA	Connects a resistor for alarm level setting. Default voltage can be generated
31	UP	-1020 mV (for VEEI = -3.3 V)		30 VEEA	without an external resistor. (Please refer to pin description of pin No. 3.)
32	VccA	0 V			Positive power supply for analog block.

# **Electrical Characteristics**

# • DC characteristics

(Vcc = GND, VEE = -3.0 V to -3.6 V, Ta = -40 to +85 °C, Vcc = VccD, VccDA, VccA VEE = VEED, VEEA)

Item	Symbol	Conditions	Min.	Тур.	Max.	Unit
Power supply	IEE		-56	-40	-29	mA
$Q/\overline{Q}$ SD/ $\overline{SD}$ High output voltage	Vон	RT1 = 51 Ω, VT1 = VCC–2 V	-1025		-830	
$Q/\overline{Q}$ SD/ $\overline{SD}$ Low output voltage	Vol	termination, Ta=0 to 85 °C	-1810		-1550	
SD/SD High output voltage 2	Vонь	$R_{T2} = 510 \Omega,$	-1025		-700	mV
SD/SD Low output voltage 2	Vold	VT2 =VEE termination, Ta=0 to 85 °C	-1860		-1500	
SW High input voltage	Vін		-500		0	
SW Low input voltage	VIL		Vee		VEE+500	
SW High input current	Ін				2	
SW Low input current	lı∟		-60			μA
D/D input resistance	Rin		1109	1479	1849	
Internal resistance 1 for alarm level setting	Ra1	Refer to Fig. 3.	739	986	1233	Ω
Internal resistance 2 for alarm level setting	Ra2A, B	Refer to Fig. 3.	93	123	154	
Resistance between VccA and VccP	RP		3.3	5	6.9	
Pare ratio of internal resistance 2 for alarm level setting	δRa2	Ra2A/Ra2B	0.97		1.03	
Resistance between CAP1 and R2K	R3		1470	1970	2470	Ω
Resistance between CAP1 and R3K	R4		2210	2960	3700	


# • AC characteristics

(Vcc = GND, VEE = -3.0 V to -3.6 V, Ta = -40 to +85 °C, Vcc = VccD, VccDA, VccA VEE = VEED, VEEA)


Item	Symbol	Conditions	Min.	Тур.	Max.	Unit
Maximum input voltage amplitude	Vmax	Single-ended input	1600			mVpp
Amplifier gain (except for output buffer)	GL		52			dB
Identification maximum voltage	VminA1	SW pin: Low, single-ended input	20			
amplitude of alarm level	VminA2	SW pin: Open High, single-ended input	50			– mVpp
Hysteresis width	ΔΡ	Alarm level is default value	3	6	7	dB
SD response assert time	Tas	$\text{Low} \to \text{High}^{*1}$	0		100	
SD response deassert time	Tdas	$\text{High} \to \text{Low}^{*2}$	2.3		100	
SD response assert time for alarm level default	Tasd	$Low \to High^{*3}$	0		100	μs
SD response deassert time for alarm level default	Tdasd	$High \to Low^{*4}$	2.3		100	
Alarm setting level 1 for default	Vdef1	UP,DOWN,VEEI pins ;Open,connect SW pin to VEE	4.3	5.3	6.3	
Alarm setting level 2 for default	Vdef2	UP,DOWN,SW pins ;Open,connect VEEI to VEE	10.5	12.0	13.5	- mV
Propagation delay time	TPD	D to Q	1.2	1.7	2.6	
$Q/\overline{Q}$ SD/SD rise time	Tr	RT1 = 50 $\Omega$ , VT1 = Vcc-2 V termination,	0.45	0.85	1.3	
$Q/\overline{Q}$ SD/SD fall time	Tf	VEE=-3.3 V, Ta=0 to 85 °C 20 % to 80 %	0.45	0.85	1.3	ns ns

- \*1 VUP VDOWN = 100 mV, Vin = 100 mVpp (single ended), SW pin: High Peak hold capacitance of 470 pF; connect VEEI to VEE.
- \*2 VUP VDOWN = 100 mV, Vin = 1 Vpp (single ended), SW pin: High Peak hold capacitance of 470 pF; connect VEEI to VEE.
- \*3 Vin = 50 mVpp (single ended), SW pin: LowPeak hold capacitance of 470 pF; connect VEEI to VEE.
- \*4 Vin = 1 Vpp (single ended), SW pin: LowPeak hold capacitance of 470 pF; connect VEEI to VEE.


# **DC Electrical Characteristics Measurement Circuit**



### **AC Electrical Characteristics Measurement Circuit**



# **Application Circuit**



Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party patent and other right due to same.


#### Notes on Operation

#### 1. Limiting amplifier block


The limiting amplifier block is equipped with the auto-offset canceler circuit. When external capacitors C1 and C2 are connected as shown in Fig. 1, the DC bias is set automatically in this block. External capacitor C1 and IC internal resistor R1 determine the low input cut-off frequency f2 as shown in Fig. 2. Similarly, external capacitor C2 and IC internal resistor R2 determine the high cut-off frequency f1 for DC bias feedback. Since peaking characteristics may occur in the low frequency area of the amplifier gain characteristics depending on the f1/f2 combination, set the C1 and C2 so as to avoid the occurrence of peaking characteristics. The target values of R1 and R2 and the typical values of C1 and C2 are as indicated below. When a single-ended input is used, provide AC grounding by connecting Pin 6 to a capacitor which has the same capacitance as capacitor C1.



2 k $\Omega$  is incorporated between Pins 8 and 9; 3 k $\Omega$  between Pins 10 and 11. A resistance value which is to be inserted in parallel with a capacitor C2 can be selected 5 ways ( $_{\infty}$ , 5 k $\Omega$ , 3 k $\Omega$ , 2 k $\Omega$ , 2 k//3 k $\Omega$ ) by external wiring, and DC feedback can be varied.







## 2. Alarm block

In order to operate the alarm block, give the voltage difference between Pins 30 and 31 to set an alarm level and connect the peak hold capacitor C3 shown in Fig. 3.

This IC has two setting methods of alarm level; one is to leave Pins 30 and 31 open to set an alarm level default value (5.3 mV or 12 mV for input conversion). Default value of alarm level is 5.3 mV for input conversion by leaving Pin3 to open,12 mV by connecting Pin3 to VEE. The other is to connect Pin 3 to VEE and set a desired alarm level using the external resistors REX1 and REX2 and REX3 shown in Fig. 3.

Connect REX1 between Pins 30 and 31, or connect REX3 between Pin 30 and Vcc when less alarm level is desired to be set than its default value; connect REX2 between Pin 31 and Vcc potential when more alarm level is desired to be set than its default value. However, the Pin 31 voltage must be higher than that of Pin 30. Refer to Figs. 7 to 9 for this alarm level setting.

This IC also features two-level setting of identification maximum voltage amplitude for the alarm function. The amplitude is set to 50 mVp-p when Pin 4 is left open (High level) and it is set to 20 mVp-p when Pin 4 is Low level. Therefore, noise margin can be increased by setting Pin 4 to Low level when small signal is input. The relation of input voltage and peak hold output voltage is shown in Fig. 5.

In the relation between the alarm setting level and hysteresis width, the hysteresis width is designed to maintain a constant gain (design target value: 6 dB) as shown in Fig. 4. The C3 capacitance value should be set so as to obtain desired assert time and deassert time settings for the alarm signal.


The electrical characteristics for the SD response assert and deassert times are guaranteed only when the waveforms are input as shown in the timing chart of Fig. 6.


The typical values of REX1, REX2, REX3 and C3 are as follows: (Approximately 10 pF capacitor is built in Pins 28 and 29 each.)

REx1: 400  $\Omega$  (when the alarm level is set to 3 mV for input conversion.Pin3; open,connect Pin4 to VEE) REx2: 4k  $\Omega$  (when the alarm level is set to 15 mV for input conversion.connect Pin3 to VEE, Pin4; open) REx3: 6.2 k $\Omega$  (when the alarm level is set to 3 mV for input conversion.Pin3; open,connect Pin4 to VEE) C3 : 470 pF

	8	
Optical signal input state	SD	SD
Signal input	High level	Low level
Signal interruption	Low level	High level

The table below shows the alarm logic.











Fig. 6






# 3. Others


Pay attention to handling this IC because its electrostatic discharge strength is weak.



#### Example of Representative Characteristics



Package Outline Unit : mm



# 32PIN QFP (PLASTIC)

SONY CODE	QFP-32P-L01
EIAJ CODE	QFP032-P-0707
JEDEC CODE	

PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	SOLDER PLATING
LEAD MATERIAL	42 ALLOY
PACKAGE MASS	0.2g