Sitronix

ST2006

PRELIMINARY

6K ROM Microcontroller with 128 Dot LCD Driver

Notice: This is not a final specification. Some parameters are subject to change.

1. FEATURES

- 8-bit static pipeline CPU
- ROM: 6K x 8 bits
- RAM: 96 x 8 bits (data + stack)
- Operation voltage : 2.4V~3.4V
- 12 CMOS Bi-directional bit programmable I/O pins
- 8 Output pins (Shared with LCD segment)
- Hardware de-bounce option for Port-A interrupt
- Bit programmable PULL-UP for input port
- Timer/Counter :
 - One 8-bit timer / 16-bit event counter
 - One 8-bit BASE timer
- Four powerful interrupt sources :
- External interrupt (edge trigger)
 - TIMER1 interrupt
 - BASE timer interrupt
 - PORTA[7~0] interrupt (transition trigger)

- 16-level deep stack
- Dual clock source :
 - OSCX: Crystal oscillator: 32.768K Hz
- OSC: RC oscillator 500K ~ 2M Hz
- Build-in oscillator with warm-up timer
- LCD driver programmable duty :
 - 128 (4x32) dots (1/4 duty, 1/3 bias)
 96 (3x32) dots (1/3 duty, 1/2 bias)
- Programmable Sound Generator (PSG) includes :
 - Tone generator
 - Noise generator
 - 4 level volume control
- Three power down modes :
- WAI0 mode
- WAI1 mode
- STP mode
- Stand by current < 5uA</p>

2. GENERAL DESCRIPTION

ST2006 is a low-cost, high-performance, fully static, 8-bit microcontroller designed with CMOS silicon gate technology. It comes with 8-bit pipeline CPU core, SRAM, timer, LCD driver, I/O port, PSG and mask program ROM. A

build-in dual oscillator is specially integrated to enhance chip performance. For handheld equipment and consumer applications. Such as watch, calculator, LCD game and IR remote control.

3. BLOCK DIAGRAM



Ver 1.21

2003/7/4

4. PAD DIAGRAM



3/38

5. PAD DESCRIPTION

Designation	Pad #	Туре	Description
SEG 0 - 7	1~8	0	LCD Segment output or output port
SEG 8 - 31	37~60	0	LCD Segment output
COM 0 - 3	33~36	0	LCD Common output
RESET	17	I	Pad reset input (high active)
GND	20	Р	Ground Input and chip substrate
		I/O	Port-A bit programmable I/O
	22	I	Edge-trigger Interrupt.
PAU/INTA	52	I	Transition-trigger Interrupt
		I	Programmable Timer1 clock source
DA 1 7	25.21	I/O	Port-A bit programmable I/O
PA 1-7	25~31	I	Transition-trigger Interrupt
PB 0-1	23, 24	I/O	Port-B bit programmable I/O
	01 00	I/O	Port-B bit programmable I/O
PB 2-3	21, 22	0	PSG Output
V _{DD}	15	Р	Power supply
OSCXI	18	I	OSCX input pin, for 32768Hz crystal
OSCXO	19	0	OSCX output pin, for 32768Hz crystal
OSCI	16	I	OSC input pin, toward external resistor
CUP1~3	12~14	I	Voltage pump up capacitor
V15,V30,V45	9~11	I	LCD voltage capacitor

Legend: I = input, O = output, I/O = input/output, P = power.

6. CPU



CPU REGISTER MODEL

6.1 Accumulator (A)

The accumulator is a general purpose 8-bit register which stores the results of most arithmetic and logic operations. In addition, the accumulator usually contains one of the two data words used in these operations.

6.2 Index Registers (X,Y)

There are two 8-bit Index Registers (X and Y) which may be used to count program steps or to provide and index value to be used in generating an effective address. When executing an instruction which specifies indexed addressing, the CPU fetches the OP code and the base address, and modifies the address by adding the index register to it prior to performing the desired operation. Pre or post-indexing of indirect addresses is possible.

6.3 Stack Pointer (S)

The stack Pointer is an 8-bit register which is used to control the addressing of the variable-length stack. It's range from 100H to 11FH total for 32 bytes (16-level deep). The stack pointer is automatically incremented and decrement under control of the microprocessor to perform stack manipulations under direction of either the program or interrupts (IRQ). The stack allows simple implementation of nested subroutines and multiple level interrupts. The stack pointer is initialized by the user's software.

6.4 Program Counter (PC)

The 16-bit Program Counter register provides the address which step the microprocessor through sequential program instructions. Each time the microprocessor fetches and instruction from program memory, the lower byte of the program counter (PCL) is placed on the low-order bits of the address bus and the higher byte of the program counter (PCH) is placed on the high-order 8 bits. The counter is incremented each time an instruction or data is fetched from program memory.

6.5 Status Register (P)

The 8-bit Processor Status Register contains seven status flags. Some of the flags are controlled by the program, others may be controlled both by the program and the CPU. The instruction set contains a member of conditional branch instructions which are designed to allow testing of these flags.

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0					
Ν	V	V 1 B D I Z C										
Bit 7:	N : Signed flag by arithmetic 1 = Negative 0 = Positive											
Bit 6:	V : Over 1 = Neg 0 = Pos	 V : Overflow of signed Arithmetic flag 1 = Negative 0 = Positive 										
Bit 4:	B : BRK 1 = BRK 0 = Non	B : BRK interrupt flag 1 = BRK interrupt occur 0 = Non BRK interrupt occur										
Bit 3:	D : Decimal mode flag 1 = Decimal mode 0 = Binary mode											
Bit 2:	I : Interr 1 = Inte 0 = Inte	I : Interrupt disable flag 1 = Interrupt disable 0 = Interrupt enable										
Bit 1:	Z : Zero flag 1 = Zero 0 = Non zero											
Bit 0:	C : Carry flag 1 = Carry 0 = Non carry											

TABLE 9-14: STATUS REGISTER (P)

7. MEMORY CONFIGURATION



7.1 ROM (\$E800~\$FFFF)

The ST2006 has 6K bytes ROM for program, data and vector address.

Vector address mapping :

- \$FFFE Software BRK operation interrupter.
- \$FFFC RESET vector
- \$FFFA Reserved
- \$FFF8 INTX (PA0) edge interrupter.
- \$FFF6 Reserved
- \$FFF4 Reserved
- \$FFF2 Timer1 interrupter.
- \$FFF0 PORTA transition interrupter.
- \$FFEE Base Timer interrupter.

7.2 RAM

7.2.1 DATA RAM (\$0080~\$00BF)

DATA RAM are organized in 64 bytes.

7.2.2 STACK RAM (\$0100~\$011F)

STACK RAM are organized in 32 bytes. It provides for a maximum of 16-level subroutine stacks And can be used as data memory.

7.2.3 LCD RAM (\$0200~\$021F)

Resident LCD-RAM, accessible through write and read instructions, is organized in 32x4 bits for 32x4 LCD display. Note that this area can also be used as data memory.

The RAM mapping includes Control Registers, Data RAM, Stack RAM and LCD RAM.

Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
\$000	PA	R/W	PA[7]	PA[6]	PA[5]	PA[4]	PA[3]	PA[2]	PA[1]	PA[0]	1111 1111
\$001	PB	R/W	-	-	-	-	PB[3]	PB[2]	PB[1]	PB[0]	1111
\$008	PCA	R/W	PCA[7]	PCA[6]	PCA[5]	PCA[4]	PCA[3]	PCA[2]	PCA[1]	PCA[0]	0000 0000
\$009	РСВ	R/W	-	-	-	-	PCB[3]	PCB[2]	PCB[1]	PCB[0]	0000
\$00F	PMCR	R/W	PULL	PDBN	INTEG	-	-	-	PSGO	PSGB	10000
\$012	PSGL	W	PSG[7]	PSG[6]	PSG[5]	PSG[4]	PSG[3]	PSG[2]	PSG[1]	PSG[0]	0000 0000
\$013	PSGH	W	-	-	-	-	PSG[11]	PSG[10]	PSG[9]	PSG[8]	0000
\$016	PSGC	W	-	PCK[2]	PCK[1]	PCK[0]	PRBS	C1EN	-	-	-000 00
\$017	VOL	W	VOL[1]	VOL[0]	-	-	-	-	-	-	00
\$020	LCK	W	-	-	-	-	-	LCK[2]	LCK[1]	LCK[0]	100
\$021	BTM	W	-	-	-	-	BTM[3]	-	BTM[1]	BTM[0]	0-00
\$022	DDC	R	PRS[7]	PRS[6]	PRS[5]	PRS[4]	PRS[3]	PRS[2]	PRS[1]	PRS[0]	0000 0000
\$023	FNJ	W	SRES	SENA	SENT	-	-	-	-	-	000
\$026	T1M	R/W	-	-	-	T1M[4]	T1M[3]	-	T1M[1]	T1M[0]	0 0-00
\$027	T1C	R/W	T1C[7]	T1C[6]	T1C[5]	T1C[4]	T1C[3]	T1C[2]	T1C[1]	T1C[0]	0000 0000
\$030	SYS	R/W	XSEL	OSTP	XSTP	XBAK	WSKP	WAIT	-	-	0000 00
\$03A	LCTL	W	LPWR	BLANK	-	-	SEG01	SEG00	-	DUTY	00 00-0
\$03C	IREQ	R/W	-	-	IRBT	IRPT	IRT1	-	-	IRX	00 00
\$03E	IENA	R/W	-	-	IEBT	IEPT	IET1	-	-	IEX	00 00

TABLE 9-15: CONTROL REGISTERS (\$0000~\$003E)

Note: 1. Some addresses of I/O area, \$2~\$7, \$A~\$E, \$10~\$11, \$14~\$15, \$18~\$1F, \$22, \$24~\$25, \$28~\$2F, \$31~\$39, \$3B, \$3D, \$3F are no used.

2. User should never use undefined addresses and bits.

3. Do not use Bit instructions for write-only registers, such as RMBx, SMBx....

8. INTERRUPTS

8.1 Interrupt description

BRK

Instruction 'BRK' will cause software interrupt when interrupt disable flag (I) is cleared. Hardware will <u>push 'PC', 'P'</u> <u>Register to stack and set interrupt disable flag (I)</u>. Program counter then will be loaded with the BRK vector from locations <u>\$FFFE and \$FFFF</u>.

RESET

A negative transition of RESET pin will enable an initialization sequence. After the system's operating, a low on this line of a least <u>two clock</u> cycles will cease ST2006 activity. When a positive edge is detected, there is an initialization sequence lasting for <u>six clock</u> cycles. Then the <u>interrupt mask flag is set</u>, the <u>decimal mode is cleared</u> and the program counter will be loaded with the restart vector from locations <u>\$FFFC (low byte)</u> and <u>\$FFFD (high byte)</u>. This is the start location for program control. This input should be high in normal operation.

INTX interrupt

The IRX (INTX interrupt request) flag will be set while INTX edge signal occurs. The INTX interrupt will be active once IEX (INTX interrupt enable) is set, and interrupt mask flag is cleared. Hardware will <u>push 'PC', 'P' Register to stack and set interrupt mask flag (I)</u>. Program counter will be loaded with the INTX vector from locations <u>\$FFF8 and \$FFF9</u>.

T1 interrupt

The IRT1 (TIMER1 interrupt request) flag will be set while T1 overflows. With IET1 (TIMER1 interrupt enable) being set, the T1 interrupt will be executed, and interrupt mask flag will be cleared. Hardware will <u>push 'PC', 'P' Register to stack</u> and set interrupt mask flag (I). Program counter will be loaded with the T1 vector from locations <u>\$FFF2 and \$FFF3</u>.

PT interrupt

The IRPT (Port-A interrupt request) flag will be set while Port-A transition signal occurs. With IEPT (PT interrupt enable)being set, the PT interrupt will be execute, and interrupt mask flag will be cleared. Hardware will <u>push 'PC'</u>. <u>'P' Register to stack and set interrupt mask flag (I)</u>. program counter will be loaded with the PT vector from locations <u>\$FFF0 and \$FFF1</u>.

BT interrupt

The IRBT (Base timer interrupt request) flag will be set when Base Timer overflows. The BT interrupt will be executed once the IEBT (BT interrupt enable) is set and the interrupt mask flag is cleared. Hardware will <u>push 'PC', 'P' Register</u> to stack and set interrupt mask flag (I). Program counter will be loaded with the BT vector from locations <u>\$FFEE and</u> <u>\$FFEE</u>.

Name	Signal	Vector address	Priority	Comment
BRK	Internal	\$FFFF,\$FFFE	6	Software BRK operation vector
RESET	External	\$FFFD,\$FFFC	1	RESET vector
-	-	\$FFFB,\$FFFA	-	Reserved
INTX	External	\$FFF9,\$FFF8	2	PA0 edge interrupt
-	-	\$FFF7,\$FFF6	-	Reserved
-	-	\$FFF5,\$FFF4	-	Reserved
T1	INT/EXT	\$FFF3,\$FFF2	3	Timer1 interrupt
PT	External	\$FFF1,\$FFF0	4	Port-A transition interrupt
BT	Internal	\$FFEF,\$FFEE	5	Base Timer interrupt

TABLE 9-16: PREDEFINED VECTORS FOR INTERRUPT

8.2 Interrupt request clear

Interrupt request flag can be cleared by two methods. One is to write "0" to IENA, the other is to initiate the interrupt

service routine when interrupt occurs. Hardware will automatically clear the Interrupt flag.

TABLE 9-17: INTERRUPT REQUEST REGISTER (IREQ)

Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
\$03C	IREQ	R/W	-	-	IRBT	IRPT	IRT1	-	-	IRX	00 00
Bit 5:	IRBT: Base Timer Interrupt Request bit 1 = Time base interrupt occurs 0 = Time base interrupt doesn't occur										
Bit 4:	IRPT: Port-A Interrupt Request bit 1 = Port-A transition interrupt occurs 0 = Port-A transition interrupt doesn't occur										
Bit 3:	IRT1: T 1 = Tim 0 = Tim	ïmer1 Inte er1 overfl ner1 overf	errupt Req ow interru low interru	uest bit pt occurs ipt doesn't	occur						
Bit 0:	IRX: IN 1 = INT 0 = INT	TX Interru X edge in X edge in	ipt Reques terrupt occ iterrupt do	st bit curs esn't occu	ır						

TABLE 9-18: INTERRUPT ENABLE REGISTER (IENA)

Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
\$03E	IENA	R/W	-	-	IEBT	IEPT	IET1	-	-	IEX	00 00
Bit 5:	IEBT : E 1 = Tim 0 = Tin	Base Time le base inf ne base in	er Interrupt terrupt ena terrupt dis	Enable bi able able	t						
Bit 4:	IEPT: Port-A Interrupt Enable bit 1 = Port-A transition interrupt enable 0 = Port-A transition interrupt disable										
Bit 3:	IET1: T 1 = Tim 0 = Tin	imer1 Inte er1 overfl ner1 overfl	errupt Ena ow interru low interru	ble bit pt enable ıpt disable							
Bit 0:	IEX: IN 1 = INT 0 = INT	TX Interru X edge in X edge in	pt Enable terrupt en iterrupt dis	bit able sable							

9. I/O PORTS

9.1 General Function

ST2006 has three I/O ports, PORT-A, PORT-B, SEGMENT-PORT. In total, ST2006 provides for a maximum of 18 I/O pins with SEGMENT-PORT being programmed as

output ports. For detail pin assignment, please refer to TABLE 9-19: :

PORT NAME	PAD NAME	PAD NUMBER	PIN TYPE	FEATURE
	PA0/INTX	32	I/O	
	PA1	31	I/O	
	PA2	30	I/O	
DODTA	PA3	29	I/O	programmable input/output pin
PURIA	PA4	28	I/O	
	PA5	27	I/O	
	PA6	26	I/O	
	PA7	25	I/O	
	PB0	24	I/O	
DODTR	PB1	23	I/O	are grommable input/output pip
PURID	PB2	22	I/O	
	PB3	21	I/O	
	SEG0	8	0	
	SEG1	7	0	These 4 segment pins can be programmed as output
	SEG2	6	0	ports.
SEGMENT	SEG3	5	0	
PORT	SEG4	4	0	
	SEG5	3	0	These 4 segment pins can be programmed as output
	SEG6	2	0	ports.
	SEG7	1	0	

TABLE 9-19: I/O DESCRIPTION

9.2 PORT-A

Port- A is a bit-programmable bi-direction I/O port, which is controlled by PCA register. It provides user with bit

programmable pull-up MOS, interrupt debounce and interrupt edge selection(PA0 only).

Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
\$000	PA	R/W	PA[7]	PA[6]	PA[5]	PA[4]	PA[3]	PA[2]	PA[1]	PA[0]	1111 1111
\$008	PCA	R/W	PCA[7]	PCA[6]	PCA[5]	PCA[4]	PCA[3]	PCA[2]	PCA[1]	PCA[0]	0000 0000
\$00F	PMCR	R/W	PULL	PDBN	INTEG	-	-	-	PSG0	PSGB	10000
\$03C	IREQ	R/W	-	-	IRBT	IRPT	IRT1	-	-	IRX	00 00
\$03E	IENA	R/W	-	-	IEBT	IEPT	IET1	-	-	IEX	00 00

TABLE 9-110: SUMMARY FOR PORT-A REGISTERS

1.1.1 PORT-A I/O control

Direction of Port-A is controlled by PCA. Every bit of PCA[7-0] is mapped to the I/O direction of PA[7-0]

correspondingly with "1" for output mode, and "0" for input mode.

TABLE 9-8: PORT-A CONTROL REGISTER (PCA)

Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
\$008	PCA	R/W	PCA[7]	PCA[6]	PCA[5]	PCA[4]	PCA[3]	PCA[2]	PCA[1]	PCA[0]	0000 0000
Bit 7~0	PCA 1 = 0 0 = 1	[7~0] : Po Dutput mo nput mo	ort-A direct de de	tional bits							

9.2.2 PORT-A PULL-UP OPTION

PORT-A contains pull-up MOS transistors controlled by software. When an I/O is used as an input, the ON/OFF of the pull-up MOS transistor will be controlled by port data register (PA) and the pull-up MOS will be enabled with "1" for

data bit and disable with "0" for data bit. The PULL control bit of PMCR controls the ON/OFF of all the pull-up MOS simultaneously. Please refer to the FIGURE 9-1: .





TABLE 9-9: PORT CONDITION CONTROL REGISTER (PMCR)

Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
\$00F	PMCR	R/W	PULL	PDBN	INTEG	-	-	-	PSG0	PSGB	10000
Bit 7:	PULL: 1 = Ena 0 = Dis	Enable a able pull-u able pull-ı	ll pull-up fu p function up functior	unction bit							
Bit 6:	PDBN 1 = Del 0 = No	: Enable F bounce fo debounce	Port-A inter r Port-A in e for Port-A	rrupt debo terrupt A interrupt	ounce bit*						
Bit 5:	INTEG 1 = Ris 0 = falli	: INTX int ing edge ing edge	errupt edg	e select b	it**						

* No de-bounce function when Port-A disable interrupt.

** INTX interrupt no de-bounce function.

9.2.3 Port-A interrupt

Port-A, a programmable I/O, can be used as a port interrupt when it is in the input mode. Any edge transition of the Port-A input pin will generate an interrupt request. <u>The last</u> <u>state of Port-A must be kept before I/O transition and this</u> <u>can be accomplished by reading Port-A</u>. When programmer enables INTX and PT interrupts, PA0 trigger will occur. INTX and PT interrupts will therefore happen sequentially. Please refer to the FIGURE 1-2: .

Operati 1. 2. 3. 4. 5. 6.	ing Port-A interrupt step by step : Set input mode. Read Port-A. Clear interrupt request flag (IRPT). Set interrupt enable flag (IEPT). Clear CPU interrupt disable flag (I). Read Port-A before 'RTI' instruction in INT-Subroutine.	Example : STZ LDA LDA RMB4 SMB4 CLI	PCA #\$FF PA <ireq <iena< th=""></iena<></ireq
		INT-SUBROUT	INE

. LDA PA RTI

FIGURE 9-2: Port Interrupt Logic Diagram



9.2.3.1 Port-A interrupt debounce

ST2006 has hardware debounce option for Port-A interrupt. The debounce will be enabled with "1" and disable with "0" for PDBN. The debounce will active when Port-A transition occurs, PDBN enable and <u>OSCX enable</u>. The debounce time is $\underline{\text{OSCX x 512 cycles(about 16 ms).}}$ Refer to 0 .

TABLE 9-10: PORT CONDITION CONTROL REGISTER (PMCR)

Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
\$00F	PMCR	R/W	PULL	PDBN	INTEG	-	-	-	PSG0	PSGB	10000
Bit 6:	PDBN 1 = Del 0 = No	: Enable F bounce fo debounce	Port-A inter r Port-A in e for Port-A	rrupt debc terrupt A interrupt	ounce bit						

9.2.4 PA0/INTX

PA0 can be used as an external interrupt input(INTX). Falling or Rising edge is controlled by INTEG(PMCR[5]) and the external interrupt is set up with "0" for falling edge and "1" for rising edge.

Operating INTX interrupt step by step :

- 1. Set PA0 pin into input mode. (PCA[0])
- 2. Select edge level. (INTEG)
- 3. Clear INTX interrupt request flag. (IRX)
- 4. Set INTX interrupt enable bits. (IEX)
- 5. Clear CPU interrupt mask flag (I).

When programmer enables INTX and PT interrupts, PA0 trigger will occur. Both INTX and PT interrupts will happen sequentially. Please refer to the operating steps.

<IENA

SMB0

CLI · ;Set input mode. ;Rising edge. ;Clear IRQ flag. ;Enable INTX interrupt.

FIGURE 9-3: INTX Logic Diagram



9.3 PORT-B

Port -B is a bit programmable bi-direction I/O port, which is controlled by PCB register. It also provides user with bit-

programmable pull-up MOS and sound output port separately.

TABLE 9-11: SUMMARY FOR PORT-B REGISTERS

Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
\$001	PB	R/W	-	-	-	-	PB[3]	PB[2]	PB[1]	PB[0]	1111
\$009	РСВ	R/W	-	-	-	-	PCB[3]	PCB[2]	PCB[1]	PCB[0]	0000
\$00F	PMCR	R/W	PULL	PDBN	INTEG	-	-	-	PSG0	PSGB	10000

1.1.1 PORT-B I/O control

Direction of Port-B is controlled by PCB. Every bit of PCB[3-0] is mapped into the I/O direction of PB[3-0]

correspondingly, with "1" for output mode, and "0" for input mode.

TABLE 9-12: PORT-B CONTROL REGISTER (PCB)

Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
\$009	РСВ	R/W	-	-	-	-	PCB[3]	PCB[2]	PCB[1]	PCB[0]	0000
Bit 1~0	: PCB 1 = 0 0 = 1	[3~0] : Po Dutput mo nput moo	ort-B direc de de	tional bits							

9.3.1 PORT-B PULL-UP OPTION

This port contains pull-up MOS transistors which is controlled by software and can be enabled or disabled with "1" or with "0" accordingly in data bit of the port data register

(PB) when an I/O is used as an input. The PULL control bit of PMCR also controls the ON/OFF of all the pull-up MOS simultaneously. Please refer to the FIGURE 1-4: .

FIGURE 1-4: Port-B Configuration Function Block Diagram



TABLE 9-13: PORT CONDITION CONTROL REGISTER (PMCR)

Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
\$00F	PMCR	R/W	PULL	PDBN	INTEG	-	-	-	PSG0	PSGB	10000
Bit 7:	PULL : 1 = En: 0 = Dis	Enable a able pull-u able pull-u	ll pull-up fi ip function up functior	unctions b า	it						
Bit 1:	PSGO 1 = PB 0 = PB	: PSG out 3 is PSG (3 is norma	put enable data outpu al I/O pin	e bit It pin if PB	3 is set in	output mo	ode				
Bit 0:	PSGB 1 = PB 0 = PB	: PSG invo 2 is PSG i 2 is norma	erse signa inverse da al I/O pin	l output ei ta output	nable bit pin if PB2	is set in o	utput mode	e			

9.4 SEGMENT-PORT

The SEG0~SEG3 and SEG4~SEG7 can be used as LCD drivers or output ports. In output port mode, <u>programmer</u> must write \$FF(\$00) into LCD RAM in order to output

<u>HIGH(LOW)</u>. The assignments of SEGOX will be decided by Bit $3\sim2$ of LCTL[$3\sim2$]. Please refer to 9.4TABLE 9-14:

TABLE 9-14: LCD CONTROL REGISTER (LCTL)

Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
\$03A	LCTL	W	LPWR	BLANK	-	-	SEGO1	SEGO0	-	DUTY	00 00-0
Bit 3: Bit 2:	SEGO 1 1 = SE 0 = SE SEGO 0 1 = SE 0 = SE	I : Segme G0-SEG3 G0-SEG3) : Segme G4-SEG7 G4-SEG7	nt output s used as c used as L nt output s used as c used as L	selection b output pins CD segm selection b output pins CD segm	ent pins it it ent pins						

TABLE 9-15: SEGMENT OUT REGISTER

Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default		
\$200	SEGMENT OUT 0	W		SEGMENT-0 OUTPUT BIT									
\$201	SEGMENT OUT 1	W		SEGMENT-1 OUTPUT BIT ???? '									
\$202	SEGMENT OUT 2	W			SEG	MENT-2	OUTPUT	BIT			???? ????		
\$203	SEGMENT OUT 3	W			SEG	MENT-3	OUTPUT	BIT			???? ????		
\$204	SEGMENT OUT 4	W			SEG	MENT-4	OUTPUT	BIT			???? ????		
\$205	SEGMENT OUT 5	W			SEG	MENT-5	OUTPUT	BIT			???? ????		
\$206	SEGMENT OUT 6	W			SEG	MENT-6	OUTPUT	BIT			???? ????		
\$207	SEGMENT OUT 7	W		SEGMENT-7 OUTPUT BIT									
I													

In the output port mode, programmer must write \$FF(\$00) into LCD RAM to output HIGH(LOW).

10. Oscillator

ST2006 is with dual-clock system. Programmer can choose between OSC(RC) and OSCX(32.768k), or both as clock source through program. The system clock(SYSCK) also can be switched between OSC and OSCX. The OSC will be switch with "0" and OSCX will be switch with "1" for **XSEL**.

Whenever system clock be switch, the warm-up cycles are occur at the same time. That is confirm SYSCK really switched when read **XSEL** bit. LCD driver, Timer1, Base Timer and PSG can utilize these two clock sources as well.

TABLE10-16: SYSTEM CONTROL REGISTER (SYS)

Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
\$030	SYS	R/W	XSEL	OSTP	XSTP	XBAK	WSKP	WAIT	-	-	0000 00
Bit 7:	XSEL : 1 = OS 0 = OS	: System c SCX SC	lock selec	t(write) / c	onfirm(rea	ıd) bit					
Bit 6:	OSTP 1 = Dis 0 = Ena	: OSC stop able OSC able OSC	o control b	it							
Bit 5:	XSTP : 1 = Dis 0 = Ena	OSCX sto able OSC able OSC	op control X X	bit							
Bit 4:	XBAK 1 = OS 0 = OS	: OSCX di CX norma CX heavy	iver heavy Il load load	/ load bit							
Bit 3:	WSKP 1 = Wa 0 = Wa	: System arm-up to arm-up to 2	warm-up o 16 oscillati 256 oscilla	control bit on cycles ition cycles	6						
Bit 2:	WAIT : 1 = W/ 0 = W/	WAI-0 / V Al instructi Al instructi	VAI-1mod on causes on causes	e select bi the chip t the chip t	t (Refer t o enter W o enter W	o POWEF Al-1 mode Al-0 mode	R DOWN N e e	NODE)			

Note:

1. The XSEL(SYS[7]) bit will show which real working mode is when it is read.

FIGURE 9-5: System Clock Diagram



11. TIMER/EVENT COUNTER

The ST2006 has two timers: Base timer/Timer1, and two prescalers (PRES and PREW). There are two clock sources

for PRES and one clock source(OSCX) for PREW. Please refer to the following table:

TABLE11-17: CLOCK SOURCE (TCLK) FOR PRES

SENT	Clock source(TCLK)	MODE
1	INTX	Event counter
0	SYSCK	Timer

TABLE11-18: SUMMARY FOR TIMER REGISTERS

Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
\$021	BTM	W	-	-	-	-	BTM[3]		BTM[1]	BTM[0]	0-00
\$022	DDC	R	PRS[7]	PRS[6]	PRS[5]	PRS[4]	PRS[3]	PRS[2]	PRS[1]	PRS[0]	0000 0000
\$023	FNJ	W	SRES	SENA	SENT	-	-	-	-	-	000
\$026	T1M	R/W	-	-	-	T1M[4]	T1M[3]		T1M[1]	T1M[0]	0 0-00
\$027	T1C	R/W	T1C[7]	T1C[6]	T1C[5]	T1C[4]	T1C[3]	T1C[2]	T1C[1]	T1C[0]	0000 0000
\$030	SYS	R/W	XSEL	OSTP	XSTP	XBAK	WSKP	WAIT	-	-	00 0000
\$03C	IREQ	R/W	-	-	IRBT	IRPT	IRT1	-	-	IRX	00 0-00
\$03E	IENA	R/W	-	-	IEBT	IEPT	IET1	-	-	IEX	00 0-00



FIGURE 9-6: Prescaler for Timers

11.1 PRES

The prescaler PRES is an 8-bits counter as shown in Figure 11-6. Which provides four clock sources for base timer and timer1, and it is controlled by register PRS. The instruction read toward PRS will bring out the content of PRES and the

instruction write toward PRS will reset, enable or select clock sources for PRES.

When user set external interrupt as the input of PRES for event counter, combining PRES and Timer1 will get a 16bit-event counter.

TABLE 11-19: PRESCALER CONTROL REGISTER (PRS)

Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default	
\$023	DDS	R	PRS[7]	PRS[6]	PRS[5]	PRS[4]	PRS[3]	PRS[2]	PRS[1]	PRS[0]	0000 0000	
φ025	FKJ	W	SRES	SENA	SENT	-	-	-	-	-	000	
READ Bit 7~0	EAD Bit 7~0: PRS[7~0] : <u>1's complement of PRES counter</u>											
WRITE Bit 7:	SRES : Prescaler Reset bit Write "1" to reset the prescaler (PRS[7~0])											
Bit 6:	SENA : 0 = Dis 1 = Ena	Prescaler able prese able prese	r enable bi caler coun caler count	t ting ing								
Bit 5:	 SENT : Clock source(TCLK) selection for prescaller PRES 0 = Clock source from system clock "SYSCK" 1 = Clock source from external events "INTX" 											

11.2 PREW

The prescaler PREW is an 8-bits counter as shown in Figure 11-6. PREW provides four clock source for base timer and

timer1. It stops counting only if OSCX stops or hardware reset occurs.

11.3 Base timer

11.3.1 Structure of Base Timer

Base timer is an 8-bit up counting timer. When it overflows from \$FF to \$00, a timer interrupt request IRBT will be generated. Please refer to FIGURE 1-2: :



FIGURE 1-2: Structure of Base Timer

11.3.2 Clock source control for Base Timer

Several clock sources can be selected for Base Timer. Please refer to the following table:

TABLE11-20: CLOCK SOURCE FOR BASE TIMER

* SENA	BTM[3]	BTM[1]	BTM[0]	Base Timer source clock
0	0	Х	Х	STOP
1	0	0	0	TCLK / 256
1	0	0	1	TCLK / 32
1	0	1	0	TCLK / 8
1	0	1	1	TCLK / 2
Х	1	0	0	OSCX / 256
Х	1	0	1	OSCX / 64
X	1	1	0	OSCX / 16
Х	1	1	1	OSCX / 4

* TCLK will stop when an '0' is written to SENA(PRS[6]).

11.4 Timer 1

11.4.1 General function

The Timer1 is an 8-bit up counter. It can be used as a timer or an event counter. T1C(\$27) is a real time read/write counter. When an overflow from \$FF to \$00, a timer interrupt

request IRT1 will be generated. <u>Timer1 will stop counting</u> when system clock stops. Please refer to FIGURE 1-3: .



FIGURE 1-3: Timer1 Structure Diagram

TABLE 11-21: TIMER1 COUNTING REGISTER (T1C)

Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
\$027	T1C	R/W	T1C[7]	T1C[6]	T1C[5]	T1C[4]	T1C[3]	T1C[2]	T1C[1]	T1C[0]	0000 0000
11.4.1.1 Bit 7-0:	T1C[7-0] : Tim	er1 up cou	unter regis	ter						

11.4.2 Clock source control for Timer1

Several clock source can be chosen from for Timer1. <u>It's</u> very important that Timer1 can keep counting as long as

SYSCK stays active. Refer to the following table:

* SENA	T1M[4]	T1M[3]	T1M[1]	T1M[0]	Clock source	Auto-Reload
0	Х	0	Х	Х	STOP	-
1	0	0	0	0	TCLK / 256	No
1	0	0	0	1	TCLK / 32	No
1	0	0	1	0	TCLK / 8	No
1	0	0	1	1	TCLK / 2	No
Х	0	1	0	0	OSCX / 256	No
Х	0	1	0	1	OSCX / 128	No
Х	0	1	1	0	OSCX / 64	No
Х	0	1	1	1	OSCX / 32	No
1	1	0	0	0	TCLK / 256	Yes
1	1	0	0	1	TCLK / 32	Yes
1	1	0	1	0	TCLK / 8	Yes
1	1	0	1	1	TCLK / 2	Yes
Х	1	1	0	0	OSCX / 256	Yes
Х	1	1	0	1	OSCX / 128	Yes
X	1	1	1	0	OSCX / 64	Yes
Х	1	1	1	1	OSCX / 32	Yes

TABLE 11-22: CLOCK SOURCE FOR TIMER1

* TCLK would stop when SENA is set to 0.

12. PSG

12.1 General Function

The built-in Programmable Sound Generator (PSG) is controlled by registers directly. Its flexibility through setting several parameters to registers makes it useful in many applications, such as music synthesis, sound effects generation, audible alarms and tone generation. PSG will finish the reset when user needs to create sound effect. The structure of PSG is shown in FIGURE 1-5: and its clock sources are shown in FIGURE 1-4: There are two sound types for PSG; tone and noise.



F

	PSGC	;	DECCK
B6	B5	B4	PSGUN
0	0	0	SYSCK/2
Х	0	1	SYSCK/4
Х	1	0	SYSCK/8
0	1	1	SYSCK/16
1	0	0	SYSCK
1	1	1	OSCX





Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
\$00F	PMCR	R/W	PULL	PDBN	INTEG	-	-	-	PSGO	PSGB	10000
\$012	PSGL	W	PSG[7]	PSG[6]	PSG[5]	PSG[4]	PSG[3]	PSG[2]	PSG[1]	PSG[0]	0000 0000
\$013	PSGH	W	-	-	-	-	PSG[11]	PSG[10]	PSG[9]	PSG[8]	0000
\$016	PSGC	W	-	PCK[2]	PCK[1]	PCK[0]	PRBS	C1EN	-	-	- 000 00
\$017	VOL	W	VOL[1]	VOL[0]	-	-	-	-	-	-	00

TABLE 12-23: SUMMARY FOR PSG REGISTERS

TABLE 12-24: CONTROL REGISTER FOR PSG OUTPUT (PMCR)

Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
\$00F	PMCR	R/W	PULL	PDBN	INTEG	-	-	-	PSGO	PSGB	10000
Bit 1:	PSGO : PSG output enable bit 1 = PSG data output pin if PB3 is set in output mode 0 = PB3 is normal I/O pin										
Bit 0:	PSGB 1 = PB 0 = PB	: PSG invo 2 is PSG i 2 is norma	erse signa inverse da al I/O pin	l output ei ta output	nable bit pin if PB2	is set in o	utput mode	e			

TABLE 12-25: CONTROL REGISTER FOR PSG VOLUME (VOL)

Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
\$017	VOL	W	VOL[1]	VOL[0]	-	-	-	H	-	-	00
Bit 7~6	: VOL[00 = N 01 = 1 10 = 1 11 = N	1~0] : PS0 No sound I/4 volume I/2 volume Maximum	G volume (output e (f e (f volume (F	control bit PSGCK m PSGCK m PSGCK m	ust >= 128 ust >= 64ł ust >= 32k	3K Hz) K Hz) K Hz)					

12.2 Tone Generator

The tone frequency is decided by PSGCK and 12-bit programmable divider (PSG[11~0]) Please refer to FIGURE 1-3:

FIGURE 1-3: PSG Tone Counter



Tone Frequency = PSGCK/(1000H-PSG[11~0])/2

12.3 PSG Tone programming

To program tone generator, PSGO (PMCR[1]) or PSGB (PMCR[0]) should be set to "1" for PB1 or PB0 in order to be in the PSG output mode. Writing to C1EN will enable tone

generator when PSG is in tone function. Noise or tone function is selected by PRBS.

TABLE 12-26: PSG CONTROL REGISTER (PSGC)

Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default		
\$016	PSGC	W	-	PCK[2]	PCK[1]	PCK[0]	PRBS	C1EN	-	-	- 000 00		
Bit 2:	Bit 2: C1EN : PSG (Tone or Noise) enable bit 1 = PSG (Tone or Noise) enable 0 = PSG (Tone or Noise) disable												
Bit 3:	PRBS 1 = No 0 = To	 PRBS : Tone or Noise generator selection bit 1 = Noise generator 0 = Tone generator 											
Bit 6~4	<pre>PCK[2 000 = X01 = X10 = 011 = 100 = 111 =</pre>	2~0] : cloo SYSCK / SYSCK / SYSCK / SYSCK / SYSCK OSCX	ck source 2 4 8 16	PSGK sele	ection for I	⊃SG							

12.4 Noise Generator Control

Noise generator is shown in FIGURE 1-4: , which base frequency is controlled by PSGL[5~0].

FIGURE 1-4: Noise Generator Diagram



NCK Frequency = PSGCK/(40H-PSG[5~0])

12.5 PSG Noise programming

To program noise generator, PSGO (PMCR[1]) or PSGB (PMCR[0]) should be set to "1" for PB3 or PB2 in order to be

in PSG output. Writing a "1" to C1EN will enable noise generator when PSG is in noise mode.

13. LCD

The ST2006 can drive up to 128 dots of LCD panel directly. The LCD driver can control by 1/3 duty (96 dots) and 1/4 duty (128 dots). LCD block include display RAM (\$200~ \$21F) for storing the display data, 32-segment output pins (SEG0~SEG31), 4-common output pins (COM0~COM3). All LCD RAM are random after power on reset.

FIGURE 13-2: Clock source of LCD



13.2 LCD driver 1/4 duty output



1/4 duty , 1/3 bias LCD signal



V1 V0 Example

13.3 LCD control register

TABLE 13-27: LCD CONTROL REGISTER (LCTL)

Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
\$020	LCK	W	-	-	-	-	-	LCK[2]	LCK[1]	LCK[0]	100
\$023	PRS	W	SRES	SENA	SENT	-	-	-	-	-	000
\$03A	LCTL	W	LPWR	BLANK	-	-	SEG01	SEGO0	-	DUTY	00 00-0

TABLE 13-28: LCD FREQUENCY REGISTER (LCK)

Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
\$020	LCK	W	-	-	-	-	-	LCK[2]	LCK[1]	LCK[0]	100
Bit 2~0	LCK[2 000 = 001 = 010 = 011 = 1XX =	2~0]:LCE TCLK/4 TCLK/20 TCLK/10 TCLK/5 OSCX/6	D clock so 096 (LCE 048 (LCE 024 (LCE 12 (LCE 64 (LCD	urce) frame clo) frame clo) frame clo) frame clo) frame clo	ock = TCL ock = TCL ock = TCL ock = TCL ock = TCL ock = 64)	K / 32768 K / 16384 K / 8192) K / 4096)) *) * *				

* SENA must switch "1".(refer to FIGURE 13-1)

TABLE 13-29: LCD CONTROL REGISTER (LCTL)

Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default		
\$03A	LCTL	W	LPWR	BLANK	-	-	SEGO1	SEGO0	-	DUTY	00 00-0		
Bit 7:	Bit 7: LPWR : LCD power ON/OFF bit 1 = LCD power OFF 0 = LCD power ON												
Bit 6:	BLANK 1 = Dis 0 = Ena	: LCD di able LCD able LCD	splay ON/ display (C display	OFF bit Common lii	ne is still s	scanning)							
Bit 3:	 3: SEGO1 : mode control for LCD segment output 1 = SEG3~SEG0 will be general purpose output pin only 0 = SEG3~SEG0 output is used as LCD segment driver. 												
Bit 2:	SEGO0 1 = SE0 0 = SE0) : mode c G7~SEG4 G7~SEG4	control for I will be ge I output is	LCD segm eneral purp used as L	ient outpu oose outpu CD segm	t ut pin only ent driver.							
Bit 0:	DUTY : 1 = 1/3 0 = 1/4	LCD duty duty (1/2 duty (1/3	y control b bias) bias)	it									

13.4 LCD RAM MAPPING

The LCD RAM map is shown as the following:

SEGO	ADDRESS	COM0	COM1	COM2	COM3
0	200H	Bit 0	Bit 1	Bit 2	Bit 3
1	201H	Bit 0	Bit 1	Bit 2	Bit 3
2	202H	Bit 0	Bit 1	Bit 2	Bit 3
3	203H	Bit 0	Bit 1	Bit 2	Bit 3
4	204H	Bit 0	Bit 1	Bit 2	Bit 3
5	205H	Bit 0	Bit 1	Bit 2	Bit 3
6	206H	Bit 0	Bit 1	Bit 2	Bit 3
7	207H	Bit 0	Bit 1	Bit 2	Bit 3
8	208H	Bit 0	Bit 1	Bit 2	Bit 3
9	209H	Bit 0	Bit 1	Bit 2	Bit 3
10	20AH	Bit 0	Bit 1	Bit 2	Bit 3
11	20BH	Bit 0	Bit 1	Bit 2	Bit 3
12	20CH	Bit 0	Bit 1	Bit 2	Bit 3
13	20DH	Bit 0	Bit 1	Bit 2	Bit 3
14	20EH	Bit 0	Bit 1	Bit 2	Bit 3
15	20FH	Bit 0	Bit 1	Bit 2	Bit 3
16	210H	Bit 0	Bit 1	Bit 2	Bit 3
17	211H	Bit 0	Bit 1	Bit 2	Bit 3
18	212H	Bit 0	Bit 1	Bit 2	Bit 3
19	213H	Bit 0	Bit 1	Bit 2	Bit 3
20	214H	Bit 0	Bit 1	Bit 2	Bit 3
21	215H	Bit 0	Bit 1	Bit 2	Bit 3
22	216H	Bit 0	Bit 1	Bit 2	Bit 3
23	217H	Bit 0	Bit 1	Bit 2	Bit 3
24	218H	Bit 0	Bit 1	Bit 2	Bit 3
25	219H	Bit 0	Bit 1	Bit 2	Bit 3
26	21AH	Bit 0	Bit 1	Bit 2	Bit 3
27	21BH	Bit 0	Bit 1	Bit 2	Bit 3
28	21CH	Bit 0	Bit 1	Bit 2	Bit 3
29	21DH	Bit 0	Bit 1	Bit 2	Bit 3
30	21EH	Bit 0	Bit 1	Bit 2	Bit 3
31	21FH	Bit 0	Bit 1	Bit 2	Bit 3

TABLE 13-30: LCD RAM MAPPING

Note:

- The LCD RAM address is allocated at page 2 of memory map. Only bit0 ~ bit2 is useful when it is 1/3 duty mode.
- 2. The LCD RAM can be **write & read** as like general purpose RAM.

14. Power Down Mode

The ST2006 has three power down modes: WAI-0, WAI-1 and STP. The instruction WAI will enable mode WAI-0 or WAI-1, which are controlled by WAIT(SYS[2]). The

14.1 WAI-0 Mode:

When WAIT is cleared, WAI instruction lets MCU enter WAI-0 mode. In the mean time, oscillator circuit is be active and interrupts, timer/counter, and PSG will all be working. Under such circumstance, CPU stops and the related instruction execution will stop. All registers, RAM, and I/O pins will retain their states before the MCU enter standby mode. WAI-0 mode can be wake-up by reset or interrupt

LDA #\$00 STA SYS WAI : WAI 0 mode

14.2 WAI-1 Mode:

When WAIT is set, WAI instruction let MCU to enter WAI-1 mode. In this mode, the CPU will stop, but PSG, timer/counter won't stop if the clock source is from OSCX.

LDA #\$04 STA SYS WAI ; WAI 1 mode

14.3 STP Mode:

STP instruction will force MCU to enter stop mode. In this mode, MCU stops, but PSG, timer/counter won't stop if the clock source is from OSCX. In power-down mode, MCU only

instruction WAI (WAI-0 and WAI-1 modes) can be wake-up by interrupt. However, the instruction of STP can only be wake-up by hardware reset.

request. If user disable interrupt(CPU register I='1'), MCU will still be wake-up but not go into the interrupt service routine. If interrupt is enabled(CPU register I='0'), the corresponding interrupt vector will be fetched and interrupt service routines will executed.

The sample program is showed as followed:

The wake-up procedure is the same as the one for WAI-0. But the warm-up cycles are occur when WAI-1 wake-up. The sample program is shown as the following:

be wake-up by hardware reset, and the warm-up cycles are occur at the same time. The sample program is showed as the following:

STP

(SYSCK source from OSC)

TABLE 14-31: STATUS UNDER POWER DOWN MODE

Mode	Timer1	SYSCK	osc	oscx	Base Timer	RAM	REG.	LCD	I/O	Wake-up condition
WAI-0			Reset, Any interrupt							
WAI-1	Stop	Stop	Stop		Reta	ain	Reset, Any interrupt			
STP	Stop	Stop	Stop	Retain						Reset

(SYSCK source from OSCX)

Mode	Timer1	SYSCK	OSC	oscx	Base Timer	RAM	REG.	LCD	I/O	Wake-up condition
WAI-0			Reset, Any interrupt							
WAI-1	Stop	Stop			Reta		Reset, Any interrupt			
STP	Stop	Stop			Reta		Reset			

15. Electrical Characteristics

15.1 Absolute Maximum Ratings*

DC Supply Voltage	-0.3V to +6.0V
Operating Ambient Temperature	-10°C to +60°C
Storage Temperature	10°C to +125°C

*Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. All the ranges are stress ratings only. Functional operation of this device at these or any other conditions above those indicated in the operational sections of this specification is not implied or intended. Exposed to the absolute maximum rating conditions for extended periods may affect device reliability.

15.2 DC Electrical Characteristics

Chandand and	a a watta waa a a watti a waa	1/ - 200/	OND = OVT	$- 0 \Gamma_0 C C$			المتكامحة ومستناجه ومعاقره
Standard of	peration conditions	$V \square \square = .3 UV$	$(\neg N) = (V \wedge$	$= 25^{\circ}$ (1)	150,=21V1H7 ($U_{2}U_{3}U_{3}U_{3}U_{3}U_{3}U_{3}U_{3}U_{3$	Unless otherwise specified
olanda of	ooradiorr oorradicorro	.00	, one or, \mathbf{A}	, _	,	000/ 0E/00/1E,	

Parameter	Symbol	Min.	Тур.	Max.	Unit	Condition
Operating Voltage	V _{DD}	2.4	3	3.4	V	
Operating Current	I _{OP}	370	400	450	μA	All output pins unload, execute NOP instruction Exclude LCD bias current
Standby Current 1	I _{SB0}		0.04	0.1	μA	All output pins unload,OSCX off, LCD off
Standby Current 2	I _{SB1}		0.5	1.0	μΑ	All output pins unload,OSCX on, LCD off (WAIT1/STOP mode)
Standby Current 3	I _{SB2}		2.9	4.5	μA	All output pins unload,OSCX on, LCD on (WAIT1/STOP mode)
Standby Current 4	I _{SB3}		74	90	μA	All output pins unload,OSCX on, LCD off (WAIT0 mode)
Input High Voltage	V _{IH}	0.7V _{DD}		V _{DD} + 0.3	V	PORT A, PORT B
		$0.85V_{DD}$			V	RESET, INT
Input Low Voltage	V _{IL}	GND -0.3		0.3V _{DD}	V	PORT A, PORT B
				$0.15V_{\text{DD}}$	V	RESET, INT
Pull-up resistance	R _{OH}	60	80	100	KΩ	PORTA, PORTB (IOH = -37uA, VOH=0).
Output high voltage	V _{OH1}	0.7VDD			V	PORTA, PORTB (IOH = -3mA).
Output low voltage	V _{OL1}			0.8	V	PORTA, PORTB (IOL= 3mA).
Output high voltage	V_{OH2}	0.7 VDD			V	PSG, IOH = -5mA.
Output low voltage	V _{OL2}			0.8	V	PSG, IOL= 5mA.
Output high voltage	V _{OH3}	2.8			V	SEGx, loh = -800μA, C=50P,rise time < 200ns
Output low voltage	V _{OL3}			0.2	V	SEGx, lol = 800μA
Output low voltage	V _{OL4}			0.8	V	SEG 0~3 to be output port, IoI = 150 μ A
Output high voltage	V _{OH6}	VDD-0.6			V	COMx, loh = -1 mA.
Output low voltage	V _{OL6}			0.8	V	COMx, IoI = 1 mA.
Oscillation start time	T _{STT}		1	3	S	
Frequency stability	ΔF/F			1	PPM	[F(3.0)-F(2.5)]/F(3.0)(crystal oscillator)
Frequency variation	$\Delta F / F$	-10	3	10	PPM	C1= 15 - 30P.

• TABLE 15-32 R vs. OSC.

Resistance	Frequency
100K	2.0 MHz
200k	1.0MHz
390K	524KHz

16. Application Circuits

16.1 Application 1:

VDD : 3.0V CLOCK : RC 2.0M LCD : 4.5V,1/4 duty, 1/3 bias.



16.2 Application 2:

- VDD : 3V
- Clock : 32.768KHz crystal and 2.0M RC
- LCD : 3.0V,1/4 duty, 1/3 bias



Ver 1.21

16.3 Application 3:

VDD

- : 3V : 32.768KHz crystal and 2.0M RC : 3.0V,1/3 duty, 1/2 bias Clock
- LCD



Selection LCD display guide line:



Chip size: 1890 x 1700 µm

* The chip substrate must be connected to GND (PAD 20)

18.<Revisions>

Version 1.21 – Page 2 modify block diagram	
Page 34 modify values of standby current	
Version 1.20 – Page 33 modify Seg0-3 output current value.	
– Page 36 Add 1/3 duty,1/2 bias application circuit.	
Version 1.10 - Page 34 modify TABLE 15-32 R vs. OSC.	
- Page 35 modify application 1 and application 2.	
Version 0.91 - Page 35 increase bonding diagram.	
 Page 33 Change DC supply voltage & temperature 	Э.
Version 0.9 - Page 2 modify Block Diagram .	
- Change \$3C(IREQ) power on default.	
- Page 18 description of XSEL bit.	
- Page 30 description of LCD frame clock.	
Varsian 0.81 Change \$3 A(I CTI) he write only register	

Version 0.81 - Change **\$3A(LCTL)** be <u>write only</u> register.