# LH543611/21

 $512 \times 36 \times 2$  /  $1024 \times 36 \times 2$  Synchronous Bidirectional FIFO

#### **FEATURES**

- Pin-Compatible and Functionally Upwards-Compatible with Sharp LH5420 and LH543601, but Deeper
- Expanded Control Register that is Fully Readable as well as Writeable
- Fast Cycle Times: 18/20/25/30/35 ns
- Improved Input Setup and Flag Out Timing
- Two 512 × 36-bit FIFO Buffers (LH543611) or Two 1024 × 36-bit FIFO Buffers (LH543621)
- Full 36-bit Word Width
- Selectable 36/18/9-bit Word Width on Port B;
   Selection May be Changed Without Resetting the BiFIFO
- Programmable Byte-Order Reversal –
   'Big-Endian ↔ Little-Endian Conversion'
- Independently-Synchronized ('Fully-Asynchronous')
   Operation of Port A and Port B
- 'Synchronous' Enable-Plus-Clock Control at Both Ports
- R/W, Enable, Request, and Address Control Inputs are Sampled on the Rising Clock Edge
- Synchronous Request/Acknowledge 'Handshake'
   Capability; Use is Optional
- Device Comes Up Into a Known Default State at Reset; Programming is Allowed, but is not Required
- Asynchronous Output Enables
- Five Status Flags per Port: Full, Almost-Full, Half-Full, Almost-Empty, and Empty
- All Flags are Independently Programmable for Either Synchronous or Asynchronous Operation
- Almost-Full Flag and Almost-Empty Flag Have Programmable Offsets
- Mailbox Registers with Synchronized Flags
- Data-Bypass Function
- Data-Retransmit Function
- Automatic Byte Parity Checking with Programmable Parity Flag Latch
- Programmable Byte Parity Generation
- Programmable Byte, Half-Word, or Full-Word Oriented Parity Operations
- 8 mA-I<sub>OL</sub> High-Drive Three-State Outputs with Built-In Series Resistor
- TTL/CMOS-Compatible I/O
- Space-Saving PQFP and TQFP Packages

#### **FUNCTIONAL DESCRIPTION**

The LH543611 and LH543621 contain two FIFO buffers, FIFO #1 and FIFO #2. These operate in parallel, but in opposite directions, for bidirectional data buffering. FIFO #1 and FIFO #2 each are organized as 512 or 1024 by 36 bits. The LH543611 and LH543621 are ideal either for wide unidirectional applications or for bidirectional data applications; component count and board area are reduced.

The LH543611 and LH543621 have two 36-bit ports, Port A and Port B. Each port has its own port-synchronous clock, but the two ports may operate asynchronously relative to each other. Data flow is initiated at a port by the rising edge of the appropriate clock; it is gated by the corresponding edge-sampled enable, request, and read/write control signals. At the maximum operating frequency, the clock duty cycle may vary from 40% to 60%. At lower frequencies, the clock waveform may be quite asymmetric, as long as the minimum pulse-width conditions for clock-HIGH and clock-LOW remain satisfied; the LH543611 and LH543621 are fully-static parts.

Conceptually, the port clocks CK<sub>A</sub> and CK<sub>B</sub> are freerunning, periodic 'clock' waveforms, used to control other signals which are edge-sensitive. However, there actually is not any absolute requirement that these 'clock' waveforms must be periodic. An 'asynchronous' mode of operation is possible, in one or both directions, independently, if the appropriate enable and request inputs are continuously asserted, and enough aperiodic 'clock' pulses of suitable duration are generated by external logic to cause all necessary actions to occur.

A synchronous request/acknowledge handshake facility is provided at each port for FIFO data access. This request/ acknowledge handshake resolves FIFO full and empty boundary conditions, when the two ports are operated asynchronously relative to each other.

FIFO status flags monitor the extent to which each FIFO buffer has been filled. Full, Almost-Full, Half-Full, Almost-Empty, and Empty flags are included for *each* FIFO. Each of these flags may be independently programmed for either synchronous or asynchronous operation. Also, the Almost-Full and Almost-Empty flags are programmable over the entire FIFO depth, but are automatically initialized to eight locations from the respective FIFO boundaries at reset. A data block of 512 (LH543611) or 1024 (LH543621) or fewer words may be retransmitted any desired number of times.

BOLD = Additions over the 5420/3601 feature set

Two mailbox registers provide a separate path for passing control words or status words between ports. Each mailbox has a New-Mail-Alert Flag, which is synchronized to the reading port's clock. This mailbox function facilitates the synchronization of data transfers between asynchronous systems.

Data-bypass mode allows Port A to directly transfer data to or from Port B at reset. In this mode, the device acts as a registered transceiver under the control of Port A. For instance, a master processor on Port A can use the data bypass feature to send or receive initialization or configuration information directly, to or from a peripheral device on Port B, during system startup.

A word-width-select option is provided on Port B for 36-bit, 18-bit, or 9-bit data access. This feature allows word-width matching between Port A and Port B, with no additional logic needed. It also ensures maximum utilization of bus band widths. Subject to meeting timing requirements, the word-width selection may be changed at any time during the operation of an LH543611 or LH543621, without the need either for a reset operation or for passing dummy words through Port B immediately after the

change; except that if the change is not made at a full-word boundary, at least one dummy word must be passed through Port B before any actual data words are transmitted.

A Byte Parity Check Flag at each port monitors data integrity. Control-Register bit 00 (zero) selects the parity mode, odd or even. This bit is initialized for odd data parity at reset; but it may be reprogrammed for even parity, or back again to odd parity, as desired. The parity flags may be programmed to operate either in a latched mode or in a flowthrough mode. The parity checking may be performed over 36-bit full-words, over 18-bit half-words, or over 9-bit single bytes.

Parity generation may be selected as well as parity checking, and may likewise be performed over full-words or half-words or single bytes. In any case, a parity bit of the proper mode is generated over the least-significant eight bits of a byte, and then is stored in the most-significant bit position of the byte as it passes through the LH543611/21, overwriting whatever bit was present in that bit position previously.

#### PIN CONNECTIONS




Figure 1. Pin Connections for 132-Pin PQFP Package (Top View)




Figure 2. Pin Connections for 144-Pin TQFP Package (Top View)

## **PIN LIST**

SIGNAL NAME	PQFP PIN NO.	TQFP PIN NO.
A <sub>0A</sub>	1	126
A <sub>1A</sub>	2	125
A <sub>2A</sub>	3	124
<del>OE</del> <sub>A</sub>	4	123
FF <sub>1</sub>	6	121
ĀF <sub>1</sub>	7	120
HF <sub>1</sub>	8	119
PFA	9	118
D <sub>17A</sub>	10	117
D <sub>16A</sub>	11	116
D <sub>15A</sub>	12	115
D <sub>14A</sub>	14	113
D <sub>13A</sub>	15	112
D <sub>12A</sub>	16	111
D <sub>11A</sub>	17	110
D <sub>10A</sub>	19	106
D <sub>9A</sub>	20	105
D <sub>8A</sub>	21	104
D7A	23	102
D <sub>6A</sub>	24	101
D <sub>5A</sub>	25	100
D <sub>4A</sub>	27	98
D <sub>3A</sub>	28	97
D <sub>2A</sub>	29	96
D <sub>1A</sub>	31	94
D <sub>0A</sub>	32	93
RS	33	92
RT <sub>1</sub>	34	91
D <sub>0B</sub>	35	89
D <sub>1B</sub>	36	88
D <sub>1B</sub>	37	87
D <sub>3B</sub>	39	85
D <sub>3B</sub>	40	84
D <sub>5B</sub>	41	83
D <sub>5B</sub>	43	81
D <sub>7B</sub>	44	80
D <sub>8B</sub>	45	79
D <sub>8B</sub>	47	77
D <sub>10B</sub>	48	76
D <sub>10B</sub>	49	75
D <sub>11B</sub> D <sub>12B</sub>	51	71
D <sub>12B</sub> D <sub>13B</sub>	52	70
D <sub>13B</sub> D <sub>14B</sub>	53	69
	54	68
D <sub>15B</sub> D <sub>16B</sub>	56	66
D <sub>16B</sub> D <sub>17B</sub>	57	65
MBF <sub>1</sub>	58	64
AE <sub>1</sub>	59	63

SIGNAL NAME	PQFP PIN NO.	TQFP PIN NO.	SIGNAL NAME	PQFP PIN NO.	TQFP PIN NO
NOA	1	126	EF <sub>1</sub>	60	62
١	2	125	ACKB	61	61
A	3	124	REQB	63	59
	4	123	EN <sub>B</sub>	64	58
	6	121	R/W <sub>B</sub>	65	57
	7	120	CK <sub>B</sub>	66	56
1	8	119	A <sub>0B</sub>	67	55
A	9	118	WS <sub>0</sub>	68	53
7A	10	117	WS <sub>1</sub>	69	52
6A	11	116	OEB	70	51
5A	12	115	FF <sub>2</sub>	72	49
4A	14	113	$\overline{AF}_2$	73	48
3A	15	112	HF <sub>2</sub>	74	47
2A	16	111	PFB	75	46
1A	17	110	D <sub>18B</sub>	76	45
0A	19	106	D <sub>19B</sub>	77	44
9A	20	105	D <sub>20B</sub>	78	43
3A	21	104	D <sub>21B</sub>	80	41
7A	23	102	D <sub>22B</sub>	81	40
SA SA	24	101	D <sub>23B</sub>	82	39
5A	25	100	D <sub>24B</sub>	83	38
A	27	98	D <sub>25B</sub>	85	34
A	28	97	D <sub>26B</sub>	86	33
Α	29	96	D <sub>27B</sub>	87	32
A	31	94	D <sub>28B</sub>	89	30
A	32	93	D <sub>29B</sub>	90	29
3	33	92	D <sub>30B</sub>	91	28
 Γ <sub>1</sub>	34	91	D <sub>31B</sub>	93	26
OB .	35	89	D <sub>32B</sub>	94	25
1B	36	88	D <sub>33B</sub>	95	24
2B	37	87	D <sub>34B</sub>	97	22
3B	39	85	D <sub>35B</sub>	98	21
4B	40	84	RT <sub>2</sub>	100	18
5B	41	83	D <sub>35A</sub>	101	17
6B	43	81	D <sub>34A</sub>	102	16
7B	44	80	D <sub>33A</sub>	103	15
8B	45	79	D <sub>32A</sub>	105	13
<sup>9</sup> 9B	47	77	D <sub>31A</sub>	106	12
10B	48	76	D <sub>30A</sub>	107	11
11B	49	75	D <sub>29A</sub>	109	9
12B	51	71	D <sub>28</sub> A	110	8
13B	52	70	D <sub>27A</sub>	111	7
14B	53	69	D <sub>26A</sub>	113	5
15B	54	68	D <sub>25A</sub>	114	4
16B	56	66	D <sub>24</sub> A	115	3
17B	57	65	D <sub>23A</sub>	117	143
BF <sub>1</sub>	58	64	D <sub>22</sub> A	118	142
<u>=</u> -	59	63	D <sub>21A</sub>	119	141

SIGNAL NAME	PQFP PIN122 NO.	TQFP PIN NO.
D <sub>20A</sub>	120	140
D <sub>19A</sub>	122	138
D <sub>18A</sub>	123	137
MBF <sub>2</sub>	124	136
AE <sub>2</sub>	125	135
EF <sub>2</sub>	126	134
ACKA	127	133
REQA	129	131
ENA	130	130
R/W <sub>A</sub>	131	129
CKA	132	128
V <sub>CC</sub>	5	122
V <sub>SSO</sub>	13	114
V <sub>SSO</sub>		109
V <sub>CCO</sub>		108
Vcco	18	107
V <sub>SSO</sub>	22	103
V <sub>CCO</sub>	26	99
Vsso	30	95
Vsso	00	90
Vsso	38	86
V <sub>CCO</sub>	42	82
Vsso	46	78
V <sub>CCO</sub>	50	74
Vcco		73
V <sub>SSO</sub>		72
V <sub>SSO</sub>	55	67
V <sub>SS</sub>	62	60
V <sub>SS</sub>		54
V <sub>CC</sub>	71	50
V <sub>SSO</sub>	79	42
V <sub>SSO</sub>		37
V <sub>CCO</sub>		36
Vcco	84	35
V <sub>SSO</sub>	88	31
Vcco	92	27
V <sub>SSO</sub>	96	23
V <sub>SS</sub>	99	20
Vsso		19
V <sub>SSO</sub>	104	14
Vcco	108	10
Vsso	112	6
Vcco	116	2
Vcco		1
Vsso		144
Vsso	121	139
Vss	128	132
Vss		127

## NOTE:

PINS	COMMENTS
Vcc	Supply internal logic. Connected to each other.
Vcco	Supply output drivers only. Connected to each other.

PINS	COMMENTS
V <sub>SS</sub>	Supply internal logic. Connected to each other.
Vsso	Supply output drivers only. Connected to each other.

6




Figure 3a. Simplified LH543611/21 Block Diagram




Figure 3b. Detailed LH543611/21 Block Diagram

## **PIN DESCRIPTIONS**

PIN PIN TYPE 1 DESCRIPTION									
		GENERAL							
V <sub>CC</sub> , V <sub>SS</sub>	V	Power, Ground							
RS	I	Reset							
	PORT A								
CKA	I	Port A Free-Running Clock							
$R/\overline{W}_A$	I	Port A Edge-Sampled Read/Write Control							
ENA	I	Port A Edge-Sampled Enable							
A0A, A1A, A2A	I	Port A Edge-Sampled Address Pins							
ŌĒĄ	I	Port A Level-Sensitive Output Enable							
REQA	I	Port A Request/Enable							
RT <sub>2</sub>	I	FIFO #2 Retransmit							
D <sub>0A</sub> - D <sub>35A</sub>	I/O/Z	Port A Bidirectional Data Bus							
FF <sub>1</sub>	0	FIFO #1 Full Flag (Write Boundary)							
ĀF <sub>1</sub>	0	FIFO #1 Programmable Almost-Full Flag (Write Boundary)							
HF <sub>1</sub>	0	FIFO #1 Half-Full Flag							
AE <sub>2</sub>	0	FIFO #2 Programmable Almost-Empty Flag (Read Boundary)							
EF <sub>2</sub>	0	FIFO #2 Empty Flag (Read Boundary)							
MBF <sub>2</sub>	0	New-Mail-Alert Flag for Mailbox #2							
PFA	0	Port A Parity Flag							
ACK <b>A</b>	0	Port A Acknowledge							
		PORT B							
СКв	I	Port B Free-Running Clock							
R/W <sub>B</sub>	I	Port B Edge-Sampled Read/Write Control							
EN <sub>B</sub>	I	Port B Edge-Sampled Enable							
A <sub>0B</sub>	I	Port B Edge-Sampled Address Pin							
<del>OE</del> B	I	Port B Level-Sensitive Output Enable							
WS <sub>0</sub> , WS <sub>1</sub>	I	Port B Word-Width Select							
REQ <sub>B</sub>	I	Port B Request/Enable							
RT <sub>1</sub>	I	FIFO #1 Retransmit							
D <sub>0B</sub> – D <sub>35B</sub>	I/O/Z	Port B Bidirectional Data Bus							
FF <sub>2</sub>	0	FIFO #2 Full Flag (Write Boundary)							
ĀF <sub>2</sub>	0	FIFO #2 Programmable Almost-Full Flag (Write Boundary)							
HF <sub>2</sub>	0	FIFO #2 Half-Full Flag							
ĀE <sub>1</sub>	0	FIFO #1 Programmable Almost-Empty Flag (Read Boundary)							
EF <sub>1</sub>	0	FIFO #1 Empty Flag (Read Boundary)							
MBF <sub>1</sub>	0	New-Mail-Alert Flag for Mailbox #1							
PFB	0	Port B Parity Flag							
ACK <sub>B</sub>	0	Port B Acknowledge							
NOTE:									

#### NOTE

1. I = Input, O = Output, Z = High-Impedance, V = Power Voltage Level

## ABSOLUTE MAXIMUM RATINGS 1

PARAMETER	RATING			
Supply Voltage to V <sub>SS</sub> Potential	-0.5 V to 7 V			
Signal Pin Voltage to V <sub>SS</sub> Potential <sup>3</sup>	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$			
DC Output Current <sup>2</sup>	± 40 mA			
Storage Temperature Range	-65°C to 150°C			
Power Dissipation (Package Limit)	2 Watts (Quad Flat Pack)			

#### NOTES:

- 1. Stresses greater than those listed under 'Absolute Maximum Ratings' may cause permanent damage to the device. This is a stress rating for transient conditions only. Functional operation of the device at these or any other conditions outside those indicated in the 'Operating Range' of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. Outputs should not be shorted for more than 30 seconds. No more than one output should be shorted at any time.
- 3. Negative undershoot of 1.5 V in amplitude is permitted for up to 10 ns, once per cycle.

#### **OPERATING RANGE**

SYMBOL PARAMETER		MIN	MAX	UNIT
T <sub>A</sub> Temperature, Ambient		0	70	°С
Vcc	Supply Voltage		5.5	V
Vss	Supply Voltage		0	V
VIL	Logic LOW Input Voltage <sup>1</sup>	-0.5	0.8	V
VIH	Logic HIGH Input Voltage	2.2	Vcc + 0.5	V

#### NOTE:

## DC ELECTRICAL CHARACTERISTICS (OVER OPERATING RANGE)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Iц	Input Leakage Current	$V_{CC}$ = 5.5 V, $V_{IN}$ = 0 V To $V_{CC}$	-10	_	10	μΑ
ILO	I/O Leakage Current	$\overline{OE} \ge V_{IH}, \ 0 \ V \le V_{OUT} \le V_{CC}$	-10	_	10	μА
V <sub>OL</sub>	Logic LOW Output Voltage	$I_{OL} = 8.0 \text{ mA}$	_	_	0.4	V
V <sub>OH</sub>	Logic HIGH Output Voltage	$I_{OH} = -8.0 \text{ mA}$	2.4	_	_	V
Icc	Average Supply Current 1,2	Measured at f <sub>CC</sub> = MAX	_	180	280	mA
I <sub>CC2</sub>	Average Standby Supply Current 1,3	All Inputs = V <sub>IHMIN</sub> (Clocks idle)	_	13	25	mA
I <sub>CC3</sub>	Power-Down Supply Current <sup>1</sup>	All Inputs = $V_{CC} - 0.2 \text{ V (Clocks idle)}$	_	0.002	1	mA
I <sub>CC4</sub>	Power-Down Supply Current <sup>1, 3</sup>	All Inputs = $V_{CC} - 0.2 \text{ V}$ (Clocks running at $f_{CC} = MAX$ )	_	10	25	mA

#### NOTES:

- 1. Icc, Icc2, Icc3, and Icc4 are dependent upon actual output loading, and Icc, Icc4 are also dependent on cycle rates. Specified values are with outputs open (for Icc: CL = 0 pF); and, for Icc and Icc4, operating at minimum cycle times.
- 2.  $I_{CC}$  (MAX.) using  $V_{CC}$  = MAX = 5.5 V and 'worst case' data pattern.  $I_{CC}$  (TYP.) using  $V_{CC}$  = 5 V and 'average' data pattern.
- 3. Icc2 (TYP.) and Icc4 (TYP.) using Vcc = 5 V and TA = 25°C.

<sup>1.</sup> Negative undershoot of 1.5 V in amplitude is permitted for up to 10 ns, once per cycle.

## **AC TEST CONDITIONS**

PARAMETER	RATING
Input Pulse Levels	V <sub>SS</sub> to 3 V
Input Rise and Fall Times (10% to 90%)	5 ns
Output Reference Levels	1.5 V
Input Timing Reference Levels	1.5 V
Output Load, Timing Tests	Figure 5

## CAPACITANCE 1,2

PARAMETER	RATING
C <sub>IN</sub> (Input Capacitance)	8 pF
Соит (Output Capacitance)	8 pF




Figure 4. Output Load Circuit

#### NOTES:

- 1. Sample tested only.
- 2. Capacitances are maximum values at 25°C, measured at 1.0 MHz, with  $V_{\text{IN}}$  = 0 V.

## AC ELECTRICAL CHARACTERISTICS $^1$ (V<sub>CC</sub> = 5 V $\pm$ +10%, T<sub>A</sub> = 0°C to 70°C)

CVMPOL	DESCRIPTION	-18 -20		20	-	25	-30		-35		UNITS	
SYMBOL	DESCRIPTION	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
fcc	Clock Cycle Frequency	_	55	_	50	_	40	_	33	_	28.5	MHz
tcc	Clock Cycle Time	18	_	20	_	25	_	30	_	35	_	ns
tсн	Clock HIGH Time	7	_	8	_	10	_	12		15	—	ns
t <sub>CL</sub>	Clock LOW Time	7	_	8	_	10	_	12		15	_	ns
tDS	Data Setup Time	7.5	_	7.5	_	9	_	10	_	12	_	ns
t <sub>DH</sub>	Data Hold Time	0.5	_	0.5	_	0.5	_	0.5	_	0.5	_	ns
tes	Enable Setup Time	5.5	_	5.5	_	7.5	_	8.5	_	10.5	_	ns
tEH	Enable Hold Time	0.5	_	0.5	_	0.5	_	0.5		0.5	_	ns
t <sub>RWS</sub>	Read/Write Setup Time	5.5	_	5.5	_	7.5	_	8.5		10.5	_	ns
t <sub>RWH</sub>	Read/Write Hold Time	0.5	_	0.5	_	0.5	_	0.5		0.5	_	ns
t <sub>RQS</sub>	Request Setup Time	5.5	_	5.5	_	7.5	_	8.5		10.5	_	ns
t <sub>RQH</sub>	Request Hold Time	0.5	_	0.5	_	0.5	_	0.5		0.5	—	ns
tas	Address Setup Time <sup>2</sup>	7.5	_	7.5	_	9	_	10	_	12	_	ns
tah	Address Hold Time <sup>2</sup>	0.5	_	0.5	_	0.5	_	0.5		0.5	_	ns
twss	Width Select Setup Time	5.5	_	5.5	_	7.5	_	8.5		10.5	_	ns
twsH	Width Select Hold Time <sup>3</sup>	0.5	_	0.5	_	0.5	_	0.5		0.5	_	ns
t <sub>A</sub>	Data Output Access Time	_	13	_	13.8		16		20	_	25	ns
tack	Acknowledge Access Time	_	9.5	_	9.5		13		16	_	18	ns
tон	Output Hold Time	4	_	4	_	4	_	4		4	_	ns
t <sub>ZX</sub>	Output Enable Time, $\overline{OE}$ LOW to $D_0 - D_{35}$ Low-Z $^3$	1.5	_	1.5	_	2	_	3	_	3	_	ns
txz	Output Disable Time, $\overline{OE}$ HIGH to D <sub>0</sub> – D <sub>35</sub> High-Z <sup>3</sup>	_	9	_	9	_	12	_	15	_	20	ns
tEF	Clock to EF Flag Valid		14		14.5		19		22	_	27	ns
tFF	Clock to FF Flag Valid		14		14.5		19		22	_	27	ns
tHF	Clock to HF Flag Valid	_	14	_	14.5	_	19	_	22	—	27	ns
t <sub>AE</sub>	Clock to AE Flag Valid		14.5		15	_	19	_	22	_	27	ns
t <sub>AF</sub>	Clock to AF Flag Valid	_	14.5		15	_	19	_	22	_	27	ns
t <sub>MBF</sub>	Clock to MBF Flag Valid		10		10		13		18		23	ns
tpF	Data to Parity Flag Valid 4		14		14		17		20	_	25	ns
trs	Reset/Retransmit Pulse Width <sup>5</sup>	18		20		25	_	30		35	_	ns
trss	Reset/Retransmit Setup Time <sup>6</sup>	15	_	16	_	20	_	25		30	_	ns
t <sub>RSH</sub>	Reset/Retransmit Hold Time <sup>6</sup>	7.2	—	8	<b>—</b>	10	—	15	_	20	—	ns
t <sub>RF</sub>	Reset LOW to Flag Valid		21		21	_	25	_	30	_	35	ns
t <sub>FRL</sub>	First Read Latency 7	18	_	20	_	25	_	30	_	35	_	ns
t <sub>FWL</sub>	First Write Latency 8	18	_	20	_	25	_	30	_	35	_	ns
t <sub>BS</sub>	Bypass Data Setup	8.5	_	8.5	_	10	_	13	_	15	_	ns
t <sub>BH</sub>	Bypass Data Hold	2		2		3		4	_	5	_	ns
t <sub>BA</sub>	Bypass Data Access	_	15.5	_	16		18	_	23	_	28	ns
tskew1	Skew Time Read-to-Write Clock	14	_	14.5	_	19	_	22	_	27	_	ns
tskew2	Skew Time Write-to-Read Clock	14	_	14.5	_	19	_	22	_	27	_	ns

#### NOTES:

- 1. Timing measurements performed at 'AC Test Condition' levels.
- 2. tas, tah address setup times and hold times need only be satisfied at clock edges which occur while the corresponding enables are being asserted.
- 3. Values are guaranteed by design; not currently production tested.
- 4. Measured with Parity Flag operating in flowthrough mode.
- 5. When  $CK_A$  or  $CK_B$  is enabled;  $t_{RS} = t_{RSS} + t_{CH} + t_{RSH}$ .
- t<sub>RSS</sub> and/or t<sub>RSH</sub> need not be met unless a rising edge of CK<sub>A</sub> occurs while EN<sub>A</sub> is being asserted, or else a rising edge of CK<sub>B</sub> occurs while EN<sub>B</sub> is being asserted.
- 7. t<sub>FRL</sub> is the minimum first-write-to-first-read delay, following an empty condition, which is required to assure valid read data.
- 8. tFWL is the minimum first-read-to-first-write delay, following a full condition, which is required to assure successful writing of data.

10

#### **OPERATIONAL DESCRIPTION**

#### Reset

The device is reset whenever the asynchronous Reset  $(\overline{RS})$  input is taken LOW, and at least one rising edge and one falling edge of both  $CK_A$  and  $CK_B$  occur while  $\overline{RS}$  is LOW. A reset operation is required after power-up, before the first write operation may occur. The LH543611/21 is fully ready for operation after being reset. No device programming is required if the default states described below are acceptable.

A reset operation initializes the read-address and write-address pointers for FIFO #1 and FIFO #2 to those FIFO's first physical memory locations. If the respective outputs are enabled, the initial contents of these first locations appear at the outputs. FIFO and mailbox status flags are updated to indicate an empty condition. In addition, the programmable-status-flag offset values are initialized to eight. Thus, the  $\overline{AE}_1/\overline{AE}_2$  flags get asserted within eight locations of an empty condition, and the  $\overline{AF}_1/\overline{AF}_2$  flags likewise get asserted within eight locations of a full condition, for FIFO #1/FIFO #2 respectively.

## **Bypass Operation**

During reset (whenever  $\overline{RS}$  is LOW) the device acts as a registered transceiver, bypassing the internal FIFO memories. Port A acts as the master port. A write or read operation on Port A during reset transfers data directly to or from Port B. Port B is considered to be the slave, and cannot perform write or read operations independently on its own during reset.

The direction of the bypass data transmission is determined by the  $R\overline{W}_A$  control input, which does not get overridden by the  $\overline{RS}$  input. Here, a 'write' operation means passing data from Port A to Port B, and a 'read' operation means passing data from Port B to Port A.

The bypass capability may be used to pass initialization or configuration data directly between a master processor and a peripheral device during reset.

#### **Address Modes**

Address pins select the device resource to be accessed by each port. Port A has three resource-register-select inputs,  $A_{0A}$ ,  $A_{1A}$ , and  $A_{2A}$ , which select between FIFO access, mailbox-register access, control-register access, and programmable flag-offset-value-register access. Port B has a single address input,  $A_{0B}$ , to select between FIFO access or mailbox-register access.

The status of the resource-register-select inputs is sampled at the rising edge of an enabled clock (CK<sub>A</sub> or CK<sub>B</sub>). Resource-register select-input address definitions are summarized in Table 1.

Table 1. Resource-Register Addresses

A <sub>2A</sub>	A <sub>1A</sub>	A <sub>0A</sub>	RESOURCE				
			PORT A				
Н	Н	Н	FIFO				
Н	Н	L	Mailbox				
Н	H L H		$\overline{AF}_2$ , $\overline{AE}_2$ , $\overline{AF}_1$ , $\overline{AE}_1$ Flag Offsets Register (36-Bit Mode)				
Н	H L L		Control Register Flag- Synchronization and Parity Operating Mode				
L	Н	Н	ĀE₁ Flag Offset Register				
L	Н	L	ĀF₁ Flag Offset Register				
L	L	Н	ĀĒ₂ Flag Offset Register				
L	L	L	AF <sub>2</sub> Flag Offset Register				
	A <sub>0B</sub>		RESOURCE				
	PORT B						
	Н		FIFO				
	L		Mailbox				

#### **Control Register**

The eighteen Control-Register bits govern the synchronization mode of the fullness-status flags at each port, the choice of odd or even parity at both ports, the enabling of parity generation for data flow at each port, the optional latching behavior of the parity-error flags at each port, and the selection of a full-word or half-word or single-byte field for parity checking. A reset operation initializes the LH543611/21 Control Register for LH5420/LH543601-compatible operation, but it may be reprogrammed at will at any time during LH543611/21 operation.

#### **FIFO Write**

Port A writes to FIFO #1, and Port B writes to FIFO #2. A write operation is initiated on the rising edge of a clock (CKA or CKB) whenever: the appropriate enable (ENA or ENB) is held HIGH; the appropriate request (REQA or REQB) is held HIGH; the appropriate Read/Write control (R/WA or R/WB) is held LOW; the FIFO address is selected for the address inputs (A2A – A0A or A0B); and the prescribed setup times and hold times are observed for all of these signals. Setup times and hold times must also be observed on the data-bus pins (D0A – D35A or D0B – D35B).

Normally, the appropriate Output Enable signal ( $\overline{OE}_A$  or  $\overline{OE}_B$ ) is HIGH, to disable the outputs at that port, so that the data word present on the bus from external sources gets stored. However, a 'loopback' mode of operation also is possible, in which the data word supplied by the outputs of one internal FIFO is 'turned around' at the port and read back into the other FIFO. In this mode, the outputs at the port are not disabled. To remain within specification for all timing parameters, the Clock Cycle Frequency must be reduced slightly below the value

## **OPERATIONAL DESCRIPTION (cont'd)**

which otherwise would be permissible for that speed grade of LH543611/21.

When a FIFO full condition is reached, write operations are locked out. Following the first read operation from a full FIFO, another memory location is freed up, and the corresponding Full Flag is deasserted ( $\overline{FF}$  = HIGH). The first write operation should begin no earlier than a First Write Latency ( $t_{FWL}$ ) after the first read operation from a full FIFO, to ensure that correct read data are retrieved. (See Figures 33 and 34.)

#### **FIFO Read**

Port A reads from FIFO #2, and Port B reads from FIFO #1. A read operation is initiated on the rising edge of a clock (CKA or CKB) whenever: the appropriate enable (ENA or ENB) is held HIGH; the appropriate request (REQA or REQB) is held HIGH; the appropriate Read/Write control (R/ $\overline{W}$ A or R/ $\overline{W}$ B) is held HIGH; the FIFO address is selected for the address inputs (A2A – A0A or A0B); and the prescribed setup times and hold times are observed for all of these signals. Read data becomes valid on the data-bus pins (D0A – D35A or D0B – D35B) by a time tA after the rising clock (CKA or CKB) edge, provided that the data outputs are enabled.

OEA and OEB are assertive-LOW, asynchronous, Output Enable control input signals. Their effect is only to enable or disable the output drivers of the respective port. Disabling the outputs does *not* disable a read operation; data transmitted to the corresponding output register will remain available later, when the outputs again are enabled, unless it subsequently is overwritten.

When an empty condition is reached, read operations are locked out until a valid write operation(s) has loaded additional data into the FIFO. Following the first write to an empty FIFO, the corresponding empty flag ( $\overline{\text{EF}}$ ) will be deasserted (HIGH). The first read operation should begin no earlier than a First Read Latency ( $t_{\text{FRL}}$ ) after the first write to an empty FIFO, to ensure that correct read data words are retrieved. (See Figures 31 and 32.)

#### **Dedicated FIFO Status Flags**

Six dedicated FIFO status flags are included for Full ( $\overline{FF_1}$  and  $\overline{FF_2}$ ), Half-Full ( $\overline{HF_1}$  and  $\overline{HF_2}$ ), and Empty ( $\overline{EF_1}$  and  $\overline{EF_2}$ ).  $\overline{FF_1}$ ,  $\overline{HF_1}$ , and  $\overline{EF_1}$  indicate the status of FIFO #1; and  $\overline{FF_2}$ ,  $\overline{HF_2}$ , and  $\overline{EF_2}$  indicate the status of FIFO #2.

A Full Flag is asserted following the first subsequent rising clock edge for a write operation which fills the FIFO. A Full Flag is deasserted following the first subsequent falling clock edge for a read operation to a full FIFO. A Half-Full Flag is updated following the first subsequent rising clock edge of a read or write operation to a FIFO which changes its 'half-full' status. An Empty Flag is asserted following the first subsequent rising clock edge for a read operation which empties the FIFO. An Empty Flag is deasserted following the falling clock edge for a write operation to an empty FIFO.

#### **Programmable Status Flags**

Four programmable FIFO status flags are provided, two for Almost-Full ( $\overline{AF}_1$  and  $\overline{AF}_2$ ), and two for Almost-Empty ( $\overline{AE}_1$  and  $\overline{AE}_2$ ). Thus, each port has two programmable flags to monitor the status of the two internal FIFO buffer memories. The offset values for these flags are initialized to eight locations from the respective FIFO boundaries during reset, but can be reprogrammed over the entire FIFO depth.

An Almost-Full Flag is asserted following the first subsequent rising clock edge after a write operation which has partially filled the FIFO up to the 'almost-full' offset point. An Almost-Full Flag is deasserted following the first subsequent falling clock edge after a read operation which has partially emptied the FIFO down past the 'almost-full' offset point. An Almost-Empty Flag is asserted following the first subsequent rising clock edge after a read operation which has partially emptied the FIFO down to the 'almost-empty' offset point. An Almost-Empty Flag is deasserted following the first subsequent falling clock edge after a write operation which has partially filled the FIFO up past the 'almost-empty' offset point.

Flag offsets may be written or read through the Port A data bus. All four programmable FIFO status flag offsets can be set simultaneously through a single 36-bit status word; or, each programmable flag offset can be set individually, through one of four nine-bit (LH543611) or ten-bit (LH543621) status words. Tables 3a and 3b illustrate the data format for flag-programming words. Note that when all four offsets are set simultaneously in an LH543621, the settings are limited to magnitudes expressible in nine bits; for larger offset values, the individual setting option must be used. (See Figure 3b.)

Also, Tables 4a and 4b define the meaning of each of the five flags, both the dedicated flags and the programmable flags, for the LH543611 and LH543621 respectively.

**NOTE:** Control inputs which may affect the computation of flag values at a port generally should not change while the clock for that port is HIGH, since some updating of flag values takes place on the *falling* edge of the clock.

## **Mailbox Operation**

Two mailbox registers are provided for passing system hardware or software control/status words between ports. Each port can read its own mailbox and write to the other port's mailbox. Mailbox access is performed on the rising edge of the controlling FIFO's clock, with the mailbox address selected and the enable (ENA or ENB) HIGH. That is, writing to Mailbox Register #1, or reading from Mailbox Register #2, is synchronized to CKA; and writing to MailboxRegister #2, or reading from Mailbox Register #1, is synchronized to CKB.

The  $R/\overline{W}_{A/B}$  and  $\overline{OE}_{A/B}$  pins control the direction and availability of mailbox-register accesses. Each mailbox register has its own New-Mail-Alert Flag ( $\overline{MBF}_1$  and

## **OPERATIONAL DESCRIPTION (cont'd)**

MBF<sub>2</sub>), which is synchronized to the reading port's clock. These New-Mail-Alert Flags are status indicators only, and cannot inhibit mailbox-register read or write operations.

#### Request Acknowledge Handshake

A synchronous request-acknowledge handshake feature is provided for each port, to perform boundary synchronization between asynchronously-operated ports. The use of this feature is optional. When it is used, the Request input (REQ<sub>A/B</sub>) is sampled at a rising clock edge. With REQ<sub>A/B</sub> HIGH, R/W<sub>A/B</sub> determines whether a FIFO read operation or a FIFO write operation is being requested. The Acknowledge output (ACK<sub>A/B</sub>) is updated during the following clock cycle(s). ACK<sub>A/B</sub> meets the setup and hold time requirements of the Enable input (EN<sub>A</sub> or EN<sub>B</sub>). Therefore, ACK<sub>A/B</sub> may be tied back to the enable input to directly gate FIFO accesses, at a slight decrease in maximum operating frequency.

The assertion of ACK<sub>A/B</sub> signifies that REQ<sub>A/B</sub> was asserted. However, ACK<sub>A/B</sub> does not depend logically on EN<sub>A/B</sub>; and thus the assertion of ACK<sub>A/B</sub> does *not* prove that a FIFO write access or a FIFO read access actually took place. While REQ<sub>A/B</sub> and EN<sub>A/B</sub> are being held HIGH, ACK<sub>A/B</sub> may be considered as a synchronous, predictive boundary flag. That is, ACK<sub>A/B</sub> acts as a synchronized predictor of the Almost-Full Flag AF for write operations, or as a synchronized predictor of the Almost-Empty Flag AE for read operations.

Outside the 'almost-full' region and the 'almost-empty' region, ACKA/B remains continuously HIGH whenever REQA/B is held continuously HIGH. Within the 'almost-full' region or the 'almost-empty' region, ACKA/B occurs only on every *third* cycle, to prevent an overrun of the FIFO's actual full or empty boundaries and to ensure that the tFWL (first write latency) and tFRL (first read latency) specifications are satisfied before ACKA/B is received.

The 'almost-full region' is defined as 'that region, where the Almost-Full Flag is being asserted'; and the 'almost-empty region' as 'that region, where the Almost-Empty Flag is being asserted.' Thus, the extent of these 'almost' regions depends on how the system has programmed the offset values for the Almost-Full Flags and the Almost-Empty Flags. If the system has *not* programmed them, then these offset values remain at their default values, eight in each case.

If a write attempt is unsuccessful because the corresponding FIFO is full, or if a read attempt is unsuccessful because the corresponding FIFO is empty,  $ACK_{A/B}$  is *not* asserted in response to  $REQ_{A/B}$ .

If the REQ/ACK handshake is not used, then the REQ<sub>A/B</sub> input may be used as a second enable input, at a possible minor loss in maximum operating speed. In this case, the ACK<sub>A/B</sub> output may be ignored.

**WARNING:** Whether or not the REQ/ACK handshake is being used, the REQ<sub>A/B</sub> input for a port *must* be asserted for that port to function at all – for FIFO, mailbox, or databypass operation.

#### **Data Retransmit**

Aretransmit operation resets the read-address pointer of the corresponding FIFO (#1 or #2) back to the first FIFO physical memory location, so that data may be reread. The write pointer is not affected. The status flags are updated; and a block of up to 512 or 1024 data words, which previously had been written into and read from a FIFO, can be retrieved. The block to be retransmitted is bounded by the first FIFO memory location, and the FIFO memory location addressed by the write pointer. FIFO #1 retransmit is initiated by strobing the  $\overline{RT}_1$  pin LOW. FIFO #2 retransmit is initiated by strobing the  $\overline{RT}_2$  pin LOW. Read and write operations to a FIFO should be stopped while the corresponding Retransmit signal is being asserted.

#### **Parity Checking**

The Parity Check Flags,  $\overline{PF}_A$  and  $\overline{PF}_B$ , are asserted (LOW) whenever there is a parity error in the data word present on the Port A data bus or the Port B data bus respectively. The inputs to the parity-evaluation logic come directly (via isolation transistors) from the data-bus bonding *pads*, in each case. Thus,  $\overline{PF}_A$  and  $\overline{PF}_B$  provide parity-error indications for whatever 36-bit words are present at Port A and Port B respectively, regardless of whether those words originated within the LH543611/21 or in the external system.

The four bytes of a 36-bit data word are grouped as  $D_0-D_8$ ,  $D_9-D_{17}$ ,  $D_{18}-D_{26}$ , and  $D_{27}-D_{35}$ . The parity of each nine-bit byte is individually checked, and the four single-bit parity indications are logically ORed and inverted to produce the Parity-Flag output.

If the Parity Policy bit (Control-Register bit 09) is HIGH, then parity at Port B will be computed over the field defined by the Word-Width Selection control inputs  $WS_0$  and  $WS_1$ , and then may be for full-words, for half-words, or for single bytes. Otherwise, parity will be computed over full-words regardless of the setting of  $WS_0$  and  $WS_1$ .

Parity checking is initialized for odd parity at reset, but can be reprogrammed for even parity or for odd parity during operation. Control-Register bit 00 (zero) selects the parity mode, odd or even. (See Tables 3, 5, and 6, and Figure 10.)

All nine bits of each byte are treated alike by the parity logic. The byte parity over the nine bits is compared with the Parity Mode bit in the Control Register, to generate a byte-parity-error indication. Then, the four byte-parity-error signals are NORed together, to compute the assertive-LOW parity-flag value. This value may pass through to the output pin on a flowthrough basis, or it may be latched, according to the setting of the Control-Register latching bit for that port (bit 02 or bit 11). (See Figure 6 for an example of parity checking.)

#### **Parity Generation**

Unlike parity checking, parity generation at a port operates only when it is explicitly invoked by setting the corresponding Control-Register bit for that port (bit 01 or bit 10) HIGH. The presumed division of words into bytes still remains the same as for parity checking. However, it is no longer true that all nine bits of each byte are treated alike; now, the most-significant bit of each byte is explicitly designated as the parity bit for that byte. The parity-generation process records a new value into that bit position for each byte passing through the port. (See Figure 6 for an example of parity generation.)

If the Parity Policy bit (Control Register bit 09), is HIGH, parity at Port B will be generated for full-words, for half-words, or for single bytes according to the setting of the Word-Width Selection control inputs WS $_0$  and WS $_1$ . Otherwise, parity will be generated for full-words regardless of the setting of WS $_0$  and WS $_1$ .

The parity bits generated may be even or odd, according to the setting of Control-Register bit 00, which is the same bit that governs their interpretation during parity checking.

## Word-Width Selection and Byte-Order Reversal on Port B

The word width of data access on Port B is selected by the WS<sub>0</sub> and WS<sub>1</sub> control inputs. WS<sub>0</sub> and WS<sub>1</sub> both are tied HIGH for 36-bit access; they both are tied LOW for single-byte access. For double-byte access, WS<sub>1</sub> is tied LOW; WS<sub>0</sub> is tied HIGH for straight-through transmission of 36-bit words, or tied LOW for on-the-fly byte-order reversal of the four bytes in the word ('big-endian  $\leftrightarrow$  little-endian conversion'). (See Table 2a and 2b.)

In the single-byte-access or double-byte-access modes, FIFO write operations on Port B essentially pack the data to form 36-bit words, as viewed from Port A. Similarly, single-byte or double-byte FIFO read operations on Port B essentially unpack 36-bit words through a series of shift operations. FIFO status flags are updated following the last access which forms a complete 36-bit transfer.

Since the values for each status flag are computed by logic directly associated with one of the two FIFO-memory arrays, and not by logic associated with Port B, the flag values reflect the array fullness situation in terms of complete 36-bit words, and not in terms of bytes or double bytes.

However, there is no such restriction for switching from writing to reading, or from reading to writing, at Port B. As long as  $t_{RWS}$ ,  $t_{DS}$ , and  $t_{A}$  are satisfied,  $t_{RWB}$  may change state after *any* single-byte or double-byte access, and not only after a full 36-bit-word access.

Also,  $WS_0$  and  $WS_1$  may be changed between full-words during FIFO operation, without the need for any reset operation, or for passing any dummy words on through in advance of real data. If such a change is made other than at a full-word boundary, however, at least one dummy word should be used.

Also, the word-width-matching feature continues to operate properly in 'loopback' mode.

Note that the programmable word-width-matching feature is *only* supported for FIFO accesses. Mailbox and Data Bypass operations do *not* support word-width matching between Port A and Port B. Tables 2a and 2b and Figures 7, 8, and 9, summarize word-width selection for Port B.

Table 2a. Port B Word-Width Selection

WS <sub>1</sub>	WS <sub>0</sub>	PORT B DATA WIDTH				
Н	Н	36-Bit				
Н	L	36-Bit with Byte-Order Reversal				
L	Н	18-Bit				
L	L	9-Bit				

	PARITY CHECKING										
	D <sub>A/B</sub> 35		D <sub>A/B</sub> 0								
Output word:	100111100	000111100	100111000	000111000							
Odd parity:	Odd parity: Parity of Bytes = 0110; $(1 = Byte Parity Error) \overline{PF} = L$										
Even parity:	Parity of Byte	es = 1001; (1 =	Byte Parity Err	or) $\overline{PF} = L$							
	PARITY	GENERATION									
	D <sub>A/B</sub> 35			D <sub>A/B</sub> 0							
Input word:	<b>1</b> 00111100	<b>0</b> 00111100	<b>1</b> 00111000	<b>0</b> 00111000							
Output, odd parity:	<b>1</b> 00111100	<b>1</b> 00111100	<b>0</b> 00111000	<b>0</b> 00111000							
Output, even parity:	<b>0</b> 00111100	<b>0</b> 00111100	<b>1</b> 00111000	<b>1</b> 00111000							

Figure 6. Example of Parity Checking and Generation

Table 2b. Bus Funneling/Defunneling \*

	DA[35:0]					'	WS = 3 (HH) WS = 2 (HL)			WS = 1 (LH)			WS = 0 (LL)								
	DA[33.0]			DB[35:0]			DB[35:0]		DB[35:18]		DB[17:0]		DB[35:9]		DB[8:0]						
0	В3	B2	B1	В0	0	В3	B2	B1	B0	В0	B1	B2	В3	В3	B2	B1	B0	В3	B2	B1	В0
1	B7	В6	B5	B4	1	B7	B6	B5	B4	B4	B5	B6	B7	B1	B0	В3	<b>B2</b>	B0	В3	B2	B1
					2									В7	В6	B5	B4	B1	B0	В3	B2
					3									B5	B4	B7	B6	B2	B1	B0	В3
					4													В7	В6	B5	B4

<sup>\*</sup> NOTE: B0, B1, . . ., represent data bytes.




Figure 7. Example of 36-to-36 Byte Order Reversal

#### PORT B WORD-WIDTH SELECTION




Figure 8a. 36-to-18 Funneling Through FIFO #1




Figure 8b. 36-to-9 Funneling Through FIFO #1

#### NOTES:

16

- The heavy black borders on register segments indicate the main data path, suitable for most applications. Alternate paths feature a different ordering of bytes within a word, at Port B.
- The funneling process does not change the ordering of bits within a byte. Halfwords (Figure 8a) or bytes (Figure 8b) are transferred in parallel form from Port A to Port B.
- 3. The word-width setting may be changed during system operation; however, two clock intervals should be allowed for these signals to settle, before again attempting to read D<sub>0B</sub> D<sub>35B</sub>. Also, incomplete data words may occur, when the word width is changed from shorter to longer at an inappropriate point in the data block passing through the FIFO.

#### PORT B WORD-WIDTH SELECTION




Figure 9a. 18-to-36 Defunneling Through FIFO #2




Figure 9b. 9-to-36 Defunneling Through FIFO #2

#### NOTES:

- The heavy black borders on register segments indicate the only data paths used. The other byte segments of Port B do not participate in the data path during defunneling.
- The defunneling process does not change the ordering of bits within a byte. Halfwords (Figure 9a) or bytes (Figure 9b) are transferred in parallel form from Port B to Port A.
- 3. The word-width setting may be changed during system operation; however, two clock intervals should be allowed for these signals to settle, before again attempting to send data. Also, incomplete data words may occur, when the word width is changed from shorter to longer at an inappropriate point in the data block passing through the FIFO.

## Table 3a. LH543611 Resource-Register Programming

RI	RESOURCE- REGISTER ADDRESS			RESOURCE-RE	EGISTER CONTENTS					
A <sub>2</sub> A	<b>A</b> 1A	A <sub>0</sub> A								
				NORMAL F	IFO OPERATION					
			D <sub>35A</sub>				$D_{0A}$			
Н	Н	Н	X				X			
				М	AILBOX					
			D <sub>35A</sub>				D <sub>0</sub> A			
Н	Н	L	X				X			
				$\overline{AF}_2$ , $\overline{AE}_2$ , $\overline{AF}_1$ , $\overline{AE}_1$ FLA	G REGISTER (36-BIT MOD	DE)				
			$D_{35A}\dots D_{27A}$	D <sub>26A</sub> D <sub>18A</sub>	$D_{17A}\dotsD_{9A}$		$D_{8A}\dots D_{0A}$			
Н	L	Н	$\overline{AF}_2$ Offset <sup>1</sup> $\overline{AE}_2$ Offset <sup>1</sup> $\overline{AF}_1$ Offset <sup>1</sup> $\overline{AE}_1$ Offset <sup>1</sup>							
			CONTRO	OL REGISTER: FLAG SYNC	HRONIZATION, PARITY C	ONFIGU	RATION			
			D35A	D <sub>18A</sub>	D <sub>17A</sub> D <sub>9A</sub>	D <sub>8</sub> A	D <sub>1A</sub> D <sub>0A</sub>			
Н	L	L	X	X	Port B Control <sup>3</sup>	Po	ort A Control <sup>3</sup> PM <sup>2</sup>			
				9-BIT AE₁ FLAC	OFFSET REGISTER					
			D <sub>35A</sub>			D <sub>9A</sub>	$D_{8A}\dots D_{0A}$			
L	Н	Н	X			X	AE <sub>1</sub> Offset <sup>1</sup>			
				9-BIT AF₁ FLAC	OFFSET REGISTER					
			D <sub>35A</sub>			D <sub>9</sub> A	D8A D0A			
L	Н	L	X			X	AF <sub>1</sub> Offset <sup>1</sup>			
				9-BIT AE₂ FLAG	OFFSET REGISTER					
			D <sub>35A</sub>			D <sub>9</sub> A	D8A D0A			
L	L	Н	X			X	AE <sub>2</sub> Offset <sup>1</sup>			
			<b>n</b>	9-BIT AF <sub>2</sub> FLAC	OFFSET REGISTER					
			D <sub>35A</sub>			D <sub>9A</sub>	D <sub>8A</sub> D <sub>0A</sub>			
L	L	L	X			X	ĀF <sub>2</sub> Offset <sup>1</sup>			

#### NOTES:

- 1. All four programmable-flag-offset values are initialized to eight (8) during a reset operation.
- 2. Parity Mode: Odd parity = HIGH; even parity = LOW. The parity mode is initialized to odd during a reset operation.
- 3. See Tables 5 and 6 and Figure 10 for the detailed format of the Control Register word.

## Table 3b. LH543621 Resource-Register Programming

R	SOUR EGISTI DDRES	ER	RESOURCE-REGISTER CONTENTS					
A <sub>2</sub> A	<b>A</b> 1A	A <sub>0</sub> A						
			NORMAL FIFO OPERATION					
			D <sub>35A</sub>	)A				
Н	Н	Н	X	X				
			MAILBOX					
			D <sub>35A</sub>	)A				
Н	Н	L	X	Χ				
			$\overline{AF}_2$ , $\overline{AE}_2$ , $\overline{AF}_1$ , $\overline{AE}_1$ FLAG REGISTER (36-BIT MODE) <sup>4</sup>					
			$D_{35A}\dots D_{27A} \qquad D_{26A}\dots D_{18A} \qquad D_{17A}\dots D_{9A} \qquad D_{8A}\dots D_{0A}$					
Н	L	Н	$\overline{AF}_2$ Offset <sup>1</sup> $\overline{AE}_2$ Offset <sup>1</sup> $\overline{AF}_1$ Offset <sup>1</sup> $\overline{AE}_1$ Offset <sup>1</sup>					
			CONTROL REGISTER: FLAG SYNCHRONIZATION, PARITY CONFIGURATION					
			D35A D18A D17A D9A D8A D1A D0	)A				
Н	L	L	X Port B Control <sup>3</sup> Port A Control <sup>3</sup> PM	1 <sup>2</sup>				
			10-BIT AE <sub>1</sub> FLAG OFFSET REGISTER					
			$D_{35A}$ $D_{10A}$ $D_{9A} \dots D_{0A}$					
L	Н	Н	XX ĀĒ <sub>1</sub> Offset <sup>1</sup>					
			10-BIT AF₁ FLAG OFFSET REGISTER					
			$D_{35A}$ $D_{10A}$ $D_{9A} \dots D_{0A}$					
L	Н	L	XX $\overline{AF}_1$ Offset $^1$					
			10-BIT AE₂ FLAG OFFSET REGISTER					
			D35A D10A D9A D0A					
L	L	Н	$X$ $\overline{AE}_2$ Offset $\overline{AE}_2$					
			7.E.2 Ondet					
			10-BIT AF₂ FLAG OFFSET REGISTER					
			$D_{35A}$ $D_{10A}$ $D_{9A} \dots D_{0A}$					
L	L	L	$X$ $X$ $\overline{AF}_2$ Offset $^1$					

#### NOTES:

- 1. All four programmable-flag-offset values are initialized to eight (8) during a reset operation.
- 2. Parity Mode: Odd parity = HIGH; even parity = LOW. The parity mode is initialized to odd during a reset operation.
- 3. See Tables 5 and 6 and Figure 10 for the detailed format of the Control Register word.
- 4. For 36-bit Flag Register Control word, with only only 9 bits to program per flag offset:
  Offset is limited to a value of 511. If a greater value is desired, individual flag offset register programming is required.

Table 4a. LH543611 Flag Definition Table

	VA	LID READ CYC	CLES REMAINI	NG	VALID WRITE CYCLES REMAINING				
FLAG	FLAG	= LOW	FLAG	= HIGH	FLAG :	= LOW	FLAG = HIGH		
	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
FF	512	512	0	511	0	0	1	512	
ĀF	512-p	512	0	511-p	0	р	p + 1	512	
HF	257	512	0	256	0	255	256	512	
ĀĒ	0	q	q + 1	512	512-q	512	0	511-q	
EF	0	0	1	512	512	512	0	511	

## NOTE:

Table 4b. LH543621 Flag Definition Table

	VA	ALID READ CY	CLES REMAINI	NG	VALID WRITE CYCLES REMAINING				
FLAG	FLAG	= LOW	FLAG	= HIGH	FLAG	= LOW	FLAG = HIGH		
	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
FF	1024	1024	0	1023	0	0	1	1024	
ĀF	1024-р	1024	0	1023-р	0	р	p + 1	1024	
HF	513	1024	0	512	0	511	512	1024	
ĀĒ	0	q	q + 1	1024	1024-q	1024	0	1023-0	
EF	0	0	1	1024	1024	1024	0	1023	

### NOTE:

q = Programmable-Almost-Empty Offset value. (Default value: <math>q = 8.)

p = Programmable-Almost-Full Offset value. (Default value: <math>p = 8.)

q = Programmable-Almost-Empty Offset value. (Default value: q = 8.)

p = Programmable-Almost-Full Offset value. (Default value: <math>p = 8.)

Table 5. Control-Register Format

PORT	COMMAND REGISTER BITS	CODE	VALUE AFTER RESET	FLAG AFFECTED, IF ANY	DESCRIPTION	NOTES
Λ D	00	L	Н	PF <sub>A</sub> , PF <sub>B</sub>	EVEN parity in effect.	A correct 9-bit byte has an even number of ones.
A, B	00	Н	П	FFA, FFB	ODD parity in effect.	A correct 9-bit byte has an odd number of ones.
Α		L L			Disable Port A parity generation.	No overwriting of parity bits.
,,	01	Н	L	_	Enable Port A parity generation.	Parity bit over eight least-significant bits of each byte is overwritten into the most-significant bit of that byte.
	02	L	L	<del>PF</del> A	Port A parity-error flag operates 'flowthrough.'	PF <sub>A</sub> is subject to transient glitches while data bus is changing.
	02	Н	_		Port A parity-error flag is latched by CKa.	PF <sub>A</sub> is subject to transient glitches while data bus is changing.
	03	L	L	• <u>EF</u> 2	Set by $\uparrow$ CK <sub>A</sub> , reset by $\uparrow$ CK <sub>B</sub> .	Asynchronous flag clocking.
	00	Н	_	L1 2	Set and reset by $\uparrow$ CK <sub>A</sub> .	Synchronous flag clocking.
	04	L	L	ĀĒ <sub>2</sub>	Set by $\uparrow$ CK <sub>A</sub> , reset by $\uparrow$ CK <sub>B</sub> .	Asynchronous flag clocking.
	04	Н		AL2	Set and reset by ↑CK <sub>B</sub> .	Synchronous flag clocking.
		LL			Set by $\uparrow$ CK <sub>A</sub> , reset by $\uparrow$ CK <sub>B</sub> .	Asynchronous flag clocking.
	05, 06	LH	LL	HF <sub>1</sub>	Set and reset by ↑ CK <sub>B</sub> .	Synchronous flag clocking by Port B clock.
		HL, HH			Set and reset by ↑CK <sub>A</sub> .	Synchronous flag clocking by Port A clock.
	07	L	L	AF <sub>1</sub>	Set by $\uparrow$ CK <sub>A</sub> , reset by $\uparrow$ CK <sub>B</sub> .	Asynchronous flag clocking.
	01	Н	_	Αι 1	Set and reset by ↑ CKA.	Synchronous flag clocking.
	08	L	L	FF <sub>1</sub>	Set by $\uparrow$ CK <sub>A</sub> , reset by $\uparrow$ CK <sub>B</sub> .	Asynchronous flag clocking.
	00	Н	_	111	Set and reset by ↑CK <sub>A</sub> .	Synchronous flag clocking.
		L		PFB	Parity check computed over all four bytes of each word.	Full-word parity-error indication regardless of $WS_1 - WS_0$ setting.
	09	Н	L		Parity check computed over halfword or single-byte according to WS <sub>1</sub> – WS <sub>0</sub> setting.	Full-word, half word, or single-byte parity-error indication according to WS <sub>1</sub> – WS <sub>0</sub> setting.
		L			Disable Port B parity generation.	No overwriting of parity bits.
	10	Н	L	_	Enable Port B parity generation.	Parity bit over eight least-significant bits of each byte is overwritten into the most-significant bit of that byte.
В	11	L	L	PF <sub>B</sub>	Port B parity-error flag operates 'flowthrough'.	PF <sub>B</sub> is subject to transient glitches while data bus is changing.
	11	Н	_	118	Port B parity-error flag is latched by CK <sub>B</sub> .	PF <sub>B</sub> remains steady until its value should change.
	12	L	L	EF <sub>1</sub>	Set by $\uparrow$ CKB, reset by $\uparrow$ CK <sub>A</sub> .	Asynchronous flag clocking.
	12	Н		<u>-                                    </u>	Set and reset by ↑CKB.	Synchronous flag clocking.
	13	L	L	AE <sub>1</sub>	Set by $\uparrow$ CK <sub>B</sub> , reset by $\uparrow$ CK <sub>A</sub> .	Asynchronous flag clocking.
	10	Н		/\_1	Set and reset by ↑CK <sub>A</sub> .	Synchronous flag clocking.
		LL			Set and reset by ↑CK <sub>A</sub> .	Asynchronous flag clocking.
	14, 15	LH	LL	HF <sub>2</sub>	Set and reset by ↑ CK <sub>A</sub> .	Synchronous flag clocking by Port A clock.
		HL, HH			Set and reset by ↑CK <sub>A</sub> .	Synchronous flag clocking by Port B clock.

Table 5. Control-Register Format (cont'd)

PORT	COMMAND REGISTER BITS	CODE	VALUE AFTER RESET	FLAG AFFECTED, IF ANY	DESCRIPTION	NOTES
1	16	L	ĀF <sub>2</sub>	Set by $\uparrow$ CK <sub>B</sub> , reset by $\uparrow$ CK <sub>A</sub> .	Asynchronous flag clocking.	
В	10	Н	L	AF2	Set and reset by ↑ CK <sub>B</sub> .	Synchronous flag clocking.
	17	L		FF <sub>2</sub>	Set by $\uparrow$ CK <sub>B</sub> , reset by $\uparrow$ CK <sub>A</sub> .	Asynchronous flag clocking.
		'' Н		112	Set and reset by ↑ CK <sub>B</sub> .	Synchronous flag clocking.

Table 6. Controllable Functions

TYPE	DESCRIPTION	CONTROL-REGISTER BIT			
111 -	DEGGAI TION	PORT A	PORT B		
	Even/Odd	0 1	0 1		
Parity	Policy for 9/18-Bit Word-Width Selection	_	9		
, amy	Generation: Enable/Disable	1	10		
	Flag Behavior: Latched/Flowthrough	2	11		
	EF Synchronous/Asynchronous	3	12		
	AE Synchronous/Asynchronous	4	13		
Flag Synchronization	HF Synchronous-With-Write/Synchronous-With-Read	5-6	14–15		
	AF Synchronous/Asynchronous	7	16		
	FF Synchronous/Asynchronous	8	17		

#### NOTE:

1. LH5420/LH543601 also have this Control-Register function. The same Control-Register bit, bit 00, controls both Port A and Port B functionality.





Figure 10. LH5420/LH543601 and LH543611/21 Control-Register Formats

#### **TIMING DIAGRAMS**



- 1.  $\overline{\text{RS}}$  overrides all other input signals, except for  $\overline{\text{R/W}_A}$ ,  $\overline{\text{EN}_A}$ , and  $\overline{\text{REQ}_A}$ . It operates asynchronously.  $\overline{\text{RS}}$ ,  $\overline{\text{FR}_1}$ , and  $\overline{\text{FR}_2}$  operates whether or not  $\overline{\text{EN}_A}$  and/or  $\overline{\text{EN}_B}$  are asserted. At least one rising edge and one falling edge of both  $\overline{\text{CK}_A}$  and  $\overline{\text{CK}_B}$  must occur while  $\overline{\text{RS}}$  is being asserted (is LOW), with timing as defined by  $\overline{\text{t}_{RSS}}$  and  $\overline{\text{t}_{RSH}}$ .
- Otherwise, t<sub>RSS</sub>, t<sub>RSH</sub> need not be met unless the rising edge of CK<sub>A</sub> and/or CK<sub>B</sub> occurs while that clock is enabled.
- The parity-check even/odd selection (Control Register bit 00) is initialized to odd byte parity at reset (HIGH). All other Control Register bits are initialized LOW. FR<sub>1</sub> and FR<sub>2</sub> do not alter the configuration, flags reflect the absence of data.
- The AE and AE flag offsets are initialized to eight locations from the boundary at reset controlled by RS.

543611-19

Figure 11. Reset Timing




Figure 12. Data Bypass Timing




Figure 13. Port A FIFO Read/Write




Figure 14. Port B FIFO Read/Write




Figure 15. Port A Mailbox Access




Figure 16. Port B Mailbox Access

28




Figure 17. Flag Programming





Figure 18. Empty Flag Timing, When Asynchronous



- Assertion of the Empty Flags is controlled by rising clock edges; whereas, internal deassertion of the Empty Flags is controlled by falling clock edges, and their external deassertion is controlled by rising clock edges.
- 4. t<sub>SKEW2</sub> is the minimum time between a falling CK<sub>B</sub> (CK<sub>A</sub>) edge and a rising CK<sub>A</sub> (CK<sub>B</sub>) edge for EF to change predictably during the current clock cycle. If the time between the falling edge of CK<sub>B</sub> (CK<sub>A</sub>) and the rising edge of CK<sub>A</sub> (CK<sub>B</sub>) is less than t<sub>SKEW2</sub>, then it is not guaranteed that EF will change state until the next following CK<sub>A</sub> (CK<sub>B</sub>) edge.

543611-44

Figure 19. Empty Flag Timing, When Synchronous





Figure 20. Almost-Empty Flag Timing, When Asynchronous



- Parameters with parentheses apply to FIFO #1 operation.
- 3. Assertion of the Almost-Empty Flags is controlled by rising clock edges; whereas, internal deassertion of the Almost-Empty Flags is controlled by falling clock edges, and their external deassertion is controlled by rising clock edges.
- 4. t<sub>SKEW2</sub> is the minimum time between a falling CK<sub>B</sub> (CK<sub>A</sub>) edge and a rising CK<sub>A</sub> (CK<sub>B</sub>) edge for AE to change predictably during the current clock cycle. If the time between the falling edge of CK<sub>B</sub> (CK<sub>A</sub>) and the rising edge of CK<sub>A</sub> (CK<sub>B</sub>) is less than t<sub>SKEW2</sub>, then it is not guaranteed that AE will change state until the next following CK<sub>A</sub> (CK<sub>B</sub>) edge.

543611-45

Figure 21. Almost-Empty Flag Timing, When Synchronous





Figure 22. Full Flag Timing, When Asynchronous

34



#### NOTES:

- 1.  $\rm A_{2A},\, A_{1A},$  and  $\rm A_{0A}$  all are held HIGH for FIFO access at Port A. A<sub>0B</sub> is held HIGH for FIFO access at Port B.
- 2. Parameters without parentheses apply to FIFO #1 operation. Parameters with parentheses apply to FIFO #2 operation.
- 3. Assertion of the Full Flags is controlled by rising clock edges; whereas, internal deassertion of the Full Flags is controlled by falling clock edges, and their external deassertion is controlled by rising clock edges.
- 4. t<sub>SKEW1</sub> is the minimum time between a falling CK<sub>B</sub> (CK<sub>A</sub>) edge and a rising CK<sub>A</sub> (CK<sub>B</sub>) edge for FF to change predictably during the current clock cycle. If the time between the falling edge of CK<sub>B</sub> (CK<sub>A</sub>) and the rising edge of CK<sub>A</sub> (CK<sub>B</sub>) is less than t<sub>SKEW1</sub>, then it is not guaranteed that FF will change state until the next following CK<sub>A</sub> (CK<sub>B</sub>) edge.

Figure 23. Full Flag Timing, When Synchronous

**SHARP** 

543611-46




Figure 24. Almost-Full Flag Timing, When Asynchronous




Figure 25. Almost-Full Flag Timing, When Synchronous




Figure 26. Half-Full Flag Timing, When Asynchronous




Figure 27. Half-Full Flag Timing, When Synchronized to a Port Clock Doing Reading





Figure 28. Half-Full Flag Timing, When Synchronized to a Port Clock Doing Writing



# Figure 29. FIFO #2 Retransmit




Figure 30. FIFO #1 Retransmit




Figure 31. FIFO #1 Write and Read Operation in Near-Empty Region




Figure 32. FIFO #2 Write and Read Operation in Near-Empty Region

44




Figure 33. FIFO #1 Read and Write Operation in Near-Full Region




Figure 34. FIFO #2 Read and Write Operation in Near-Full Region

46




Figure 35. Port B Double-Byte FIFO #1 Read Access for 36-to-18 Funneling




Figure 36. Port B Double-Byte FIFO #2 Write Access for 18-to-36 Defunneling




Figure 37. Port B Single-Byte FIFO #1 Read Access for 36-to-9 Funneling





Figure 38. Port B Single-Byte FIFO #2 Write Access for


50



- \* Indicates where a write would take place, if ACK were tied to EN.
- 3. REQ must be maintained HIGH with  $R/\overline{W}$  stable throughout entire clock cycle for ACK to be generated.
- 4. When the REQ/ACK handshake is not used, ACK can be ignored, and REQ may be tied HIGH or used as a second enable.
- 5. Parameters without parentheses apply to Port A. Parameters with parentheses apply to Port B.

543611-41

Figure 39. Write Request/Acknowledge Handshake



- 4. When the REQ/ACK handshake is not used, ACK can be ignored, and REQ may be tied HIGH or used as a second enable.
- 5. Parameters without parentheses apply to Port A. Parameters with parentheses apply to Port B.

543611-42

Figure 40. Read Request/Acknowledge Handshake




Figure 41. Changing Port B Word-Width Selection During Operation






Figure 42. Parity Generation

#### **PACKAGE DIAGRAMS**




132-pin PQFP



144-pin TQFP

#### ORDERING INFORMATION



#### NOTE:

For PQFP-to-PGA conversion for through-hole board designs, SHARP recommends QFP-to-PGA adaptors from ISI (Interconnect Systems Inc.) ISI makes three models that can map the LH543611/21 132-pin PQFP to a 13x13 PGA (100 mil); mode #A 13225-1® map to a SHARP specific 120-pin PGA. For more information, contact SHARP or ISI directly at P.O. Box 1089, Simi Valley, CA 93062, Tel: (805) 581-5626.