Document Title

512Kx36 & 1Mx18-Bit Synchronous Pipelined Burst SRAM

Revision History

Rev. No.	<u>History</u>	Draft Date	<u>Remark</u>
0.0	Initial draft	Mar. 02. 2001	Preliminary
0.1	Remove 150MHz bin . Change ICC form 370mA to 340mA at -16 , from 300mA to 280mA at -14 . Change ISB form 120mA to 90mA at -16 , from 80mA to 90mA at -14 . Change ISB1 form 50mA to 70mA . Change ISB2 form 50mA to 60mA .	Nov. 08. 2001	Preliminary
0.2	 Add x32 org and indusrial temperature Speed Bin Merge From K7A1636(32/18)89A to K7A1636(32/18)80A AC parameter change tOH(min)/tHZC(min) from 0.8 to 1.5 at -25 tOH(min)/tHZC(min) from 1.0 to 1.5 at -22 tOH(min)/tHZC(min) from 1.0 to 1.5 at -20 	Dec. 26. 2001	Preliminary
1.0	1. Final spec release 2. Remove tCYC 250/225/200/167MHz(25/-22/-20/-16)	May. 10. 2002	Final



16Mb SB/SPB Synchronous SRAM Ordering Information

Org.	Part Number	Mode	VDD	Speed SB; Access Time(ns) SPB; Cycle Time(MHz)	PKG	Temp
	K7B161825A-Q(F)C(I)65/75/85	SB	3.3	6.5/7.5/8.5ns		
1Mx18	K7A161880A-QC(I)14	SPB(2E1D)	1.8	138MHz		
TWIXTO	K7A161800A-Q(F)C(I)25/22/20/16/14	SPB(2E1D)	3.3	250/225/200/167/138MHz		С
	K7A161801A-QC(I)25/22/20/16/14	SPB(2E2D)	3.3	250/225/200/167/138MHz		(Commercial
	K7B163225A-QC(I)65/75/85	SB	3.3	6.5/7.5/8.5ns		Temperature Range)
512Kx32	K7A163280A-QC(I)14	SPB(2E1D)	1.8	138MHz	Q : 100TQFP F : 165FBGA	0 ,
	K7A163200A-QC(I)25/22/20/16/14	SPB(2E1D)	3.3	250/225/200/167/138MHz	1 . 1001 BON	
	K7A163201A-QC(I)25/22/20/16/14	SPB(2E2D)	3.3	250/225/200/167/138MHz		(Industrial
	K7B163625A-Q(F)C(I)65/75/85	SB	3.3	6.5/7.5/8.5ns		Temperature
512Kx36	K7A163680A-QC(I)14	SPB(2E1D)	1.8	138MHz		Range)
31210	K7A163600A-Q(F)C(I)25/22/20/16/14	SPB(2E1D)	3.3	250/225/200/167/138MHz		
	K7A163601A-QC(I)25/22/20/16/14	SPB(2E2D)	3.3	250/225/200/167/138MHz		

 $\textbf{NOTE:} \ 119BGA \ is \ only \ supported \ with \ K7A163600A - HC16 \ and \ K7B163625A - HC75.$



512Kx36/x32 & 1Mx18-Bit Synchronous Pipelined Burst SRAM

FEATURES

- Synchronous Operation.
- 2 Stage Pipelined operation with 4 Burst.
- On-Chip Address Counter.
- Self-Timed Write Cycle.
- On-Chip Address and Control Registers.
- VDD= 1.8V +0.15V/-0.10V Power Supply.
- I/O Supply Voltage 1.8V
- 3V Tolerant Inputs Except I/O Pins.
- Byte Writable Function.
- Global Write Enable Controls a full bus-width write.
- Power Down State via ZZ Signal.
- LBO Pin allows a choice of either a interleaved burst or a linear burst.
- Three Chip Enables for simple depth expansion with No Data Contention; 2cycle Enable, 1cycle Disable.
- Asynchronous Output Enable Control.
- ADSP, ADSC, ADV Burst Control Pins.
- TTL-Level Three-State Output.
- 100-TQFP-1420A
- Operating in commeical and industrial temperature range.

FAST ACCESS TIMES

PARAMETER	Symbol	-14	Unit
Cycle Time	tCYC	7.2	ns
Clock Access Time	tCD	4.0	ns
Output Enable Access Time	tOE	4.0	ns

GENERAL DESCRIPTION

The K7A163680A, K7A163280A and K7A161880A are 18,874,368-bit Synchronous Static Random Access Memory designed for high performance second level cache of Pentium and Power PC based System.

It is organized as 512K(1M) words of 36(32/18) bits and integrates address and control registers, a 2-bit burst address counter and added some new functions for high performance cache RAM applications; \overline{GW} , \overline{BW} , \overline{LBO} , ZZ. Write cycles are internally self-timed and synchronous.

Full bus-width write is done by \overline{GW} , and each byte write is performed by the combination of \overline{WEx} and \overline{BW} when \overline{GW} is high. And with $\overline{CS1}$ high, \overline{ADSP} is blocked to control signals.

Burst cycle can be initiated with either the address status processor(\overline{ADSP}) or address status cache controller(\overline{ADSC}) inputs. Subsequent burst addresses are generated internally in the system's burst sequence and are controlled by the burst address advance(\overline{ADV}) input.


LBO pin is DC operated and determines burst sequence(linear or interleaved).

ZZ pin controls Power Down State and reduces Stand-by current regardless of CLK.

The K7A163680A, K7A163280A and K7A161880A are fabricated using SAMSUNG's high performance CMOS technology and is available in a 100pin TQFP package. Multiple power and ground pins are utilized to minimize


around bounce.

LOGIC BLOCK DIAGRAM





PIN CONFIGURATION (TOP VIEW)




PIN NAME

SYMBOL	PIN NAME	TQFP PIN NO.	SYMBOL	PIN NAME	TQFP PIN NO.
A0 - A18	Address Inputs	32,33,34,35,36,37,42	VDD	Power Supply(+1.8V)	15,41,65,91
		43,44,45,46,47,48,49	Vss	Ground	17,40,67,90
		50,81,82,99,100			
ADV	Burst Address Advance	83	N.C.	No Connect	14,16,38,39,66
ADSP	Address Status Processor	84			
ADSC	Address Status Controller	85	DQa0~a7	Data Inputs/Outputs	52,53,56,57,58,59,62,63
CLK CS ₁	Clock	89	DQb0~b7		68,69,72,73,74,75,78,79
CS ₁	Chip Select	98	DQc0~c7		2,3,6,7,8,9,12,13
CS ₂	Chip Select	97	DQd0~d7		18,19,22,23,24,25,28,29
CS ₂	Chip Select	92	DQPa~Pd		51,80,1,30
$\overline{\text{WE}}$ x(x=a,b,c,d)	Byte Write Inputs	93,94,95,96	or N.C		
OE	Output Enable	86			
GW BW	Global Write Enable	88	VDDQ	Output Power Supply	4,11,20,27,54,61,70,77
BW	Byte Write Enable	87		(+1.8V)	
ZZ	Power Down Input	64	Vssq	Output Ground	5,10,21,26,55,60,71,76
LBO	Burst Mode Control	31			

Note: 1. A0 and A1 are the two least significant bits(LSB) of the address field and set the internal burst counter if burst is desired.



PIN CONFIGURATION(TOP VIEW)



PIN NAME

SYMBOL	PIN NAME	TQFP PIN NO.	SYMBOL	PIN NAME	TQFP PIN NO.
A0 - A19	Address Inputs	32,33,34,35,36,37,42	VDD	Power Supply(+1.8V)	15,41,65,91
		43,44,45,46,47,48,49	Vss	Ground	17,40,67,90
<u> </u>		50 80,81,82,99,100			
ADV	Burst Address Advance	83	N.C.	No Connect	1,2,3,6,7,14,16,25,28,29
ADSP	Address Status Processor	84			30,38,39,51,52,53,56,57
ADSC	Address Status Controller	85			66,75,78,79,95,96
CLK	Clock	89			
CS ₁	Chip Select	98	DQa0 ~ a7	Data Inputs/Outputs	58,59,62,63,68,69,72,73
CS ₂ CS ₂	Chip Select	97	DQb0 ~ b7		8,9,12,13,18,19,22,23
	Chip Select	92	DQPa, Pb		74,24
$\overline{WE}x(x=a,b)$	Byte Write Inputs	93,94			
OE GW	Output Enable	86	VDDQ	Output Power Supply	4,11,20,27,54,61,70,77
GW	Global Write Enable	88		(+1.8V)	
BW	Byte Write Enable	87	Vssq	Output Ground	5,10,21,26,55,60,71,76
ZZ LBO	Power Down Input	64			
LBO	Burst Mode Control	31			

Note: 1. A₀ and A₁ are the two least significant bits(LSB) of the address field and set the internal burst counter if burst is desired.



FUNCTION DESCRIPTION

The K7A163680A, K7A163280A and K7A161880A are synchronous SRAM designed to support the burst address accessing sequence of the Power PC based microprocessor. All inputs (with the exception of \overline{OE} , \overline{LBO} and ZZ) are sampled on rising clock edges. The start and duration of the burst access is controlled by \overline{ADSC} , \overline{ADSP} and \overline{ADV} and chip select pins.

The accesses are enabled with the chip select signals and output enabled signals. Wait states are inserted into the access with ADV

When ZZ is pulled high, the SRAM will enter a Power Down State. At this time, internal state of the SRAM is preserved. When ZZ returns to low, the SRAM normally operates after 2cycles of wake up time. ZZ pin is pulled down internally.

Read cycles are initiated with $\overline{\text{ADSP}}$ (regardless of $\overline{\text{WEx}}$ and $\overline{\text{ADSC}}$) using the new external address clocked into the on-chip address register whenever $\overline{\text{ADSP}}$ is sampled low, the chip selects are sampled active, and the output buffer is enabled with $\overline{\text{OE}}$. In read operation the data of cell array accessed by the current address, registered in the Data-out registers by the positive edge of CLK, are carried to the Data-out buffer by the next positive edge of CLK. The data, registered in the Data-out buffer, are projected to the output pins. $\overline{\text{ADV}}$ is ignored on the clock edge that samples $\overline{\text{ADSP}}$ asserted, but is sampled on the subsequent clock edges. The address increases internally for the next access of the burst when $\overline{\text{WEx}}$ are sampled High and $\overline{\text{ADV}}$ is sampled low. And $\overline{\text{ADSP}}$ is blocked to control signals by disabling $\overline{\text{CS}}$ 1.

All byte write is done by $\overline{\text{GW}}$ (regardless of $\overline{\text{BW}}$ and $\overline{\text{WEx}}$.), and each byte write is performed by the combination of $\overline{\text{BW}}$ and $\overline{\text{WEx}}$ when $\overline{\text{GW}}$ is high.

Write cycles are performed by disabling the output buffers with \overline{OE} and asserting \overline{WEx} . \overline{WEx} are ignored on the clock edge that samples \overline{ADSP} low, but are sampled on the subsequent clock edges. The output buffers are disabled when \overline{WEx} are sampled Low(regaedless of \overline{OE}). Data is clocked into the data input register when \overline{WEx} sampled Low. The address increases internally to the next address of burst, if both \overline{WEx} and \overline{ADV} are sampled Low. Individual byte write cycles are performed by any one or more byte write enable signals(\overline{WEa} , \overline{WEb} , \overline{WE} or \overline{WEd}) sampled low. The \overline{WEa} control DQao ~ DQa7 and DQPa, \overline{WEb} controls DQbo ~ DQb7 and DQPb, \overline{WEc} controls DQco ~ DQc7 and DQPc, and \overline{WEd} control DQdo ~ DQd7 and DQPd. Read or write cycle may also be initiated with \overline{ADSC} , instead of \overline{ADSP} . The differences between cycles initiated with \overline{ADSC} and \overline{ADSP} as are follows;

ADSP must be sampled high when ADSC is sampled low to initiate a cycle with ADSC.

WEx are sampled on the same clock edge that sampled ADSC low(and ADSP high).

Addresses are generated for the burst access as shown below, The starting point of the burst sequence is provided by the external address. The burst address counter wraps around to its initial state upon completion. The burst sequence is determined by the sate of the $\overline{\text{LBO}}$ pin. When this pin is Low, linear burst sequence is selected. When this pin is High, Interleaved burst sequence is selected.

BURST SEQUENCE TABLE

(Interleaved Burst)

LBO PIN	HIGH	Case 1		Case 2		Case 3		Case 4	
	Illoii	A 1	Ao	A 1	Ao	A 1	Ao	A 1	A ₀
Fi	First Address		0	0	1	1	0	1	1
	ĺ	0	1	0	0	1	1	1	0
	. ↓	1	0	1	1	0	0	0	1
Fou	urth Address	1	1	1	0	0	1	0	0

(Linear Burst)

LBO PIN	LOW	Cas	se 1	Cas	se 2	Cas	se 3	Cas	se 4
	LOW	A 1	Ao						
First Address		0	0	0	1	1	0	1	1
	1		1	1	0	1	1	0	0
	. ↓	1	0	1	1	0	0	0	1
Fou	urth Address	1	1	0	0	0	1	1	0

Note: 1. LBO pin must be tied to High or Low, and Floating State must not be allowed.

ASYNCHRONOUS TRUTH TABLE

Operation	ZZ	OE	I/O STATUS
Sleep Mode	Η	Χ	High-Z
Read	L	L	DQ
Read	L	Н	High-Z
Write	L	Х	Din, High-Z
Deselected	L	Χ	High-Z

Notes

- 1. X means "Don't Care".
- 2. ZZ pin is pulled down internally
- For write cycles that following read cycles, the output buffers must be disabled with OE, otherwise data bus contention will occur.
- Sleep Mode means power down state of which stand-by current does not depend on cycle time.
- Deselected means power down state of which stand-by current depends on cycle time.



TRUTH TABLES

SYNCHRONOUS TRUTH TABLE

CS ₁	CS2	CS ₂	ADSP	ADSC	ADV	WRITE	CLK	ADDRESS ACCESSED	OPERATION
Н	Χ	Х	Х	L	Х	Х	↑	N/A	Not Selected
L	L	Х	L	Х	Х	Х	↑	N/A	Not Selected
L	Χ	Н	L	Х	Х	Х	1	N/A	Not Selected
L	L	Х	Χ	L	Х	Х	1	N/A	Not Selected
L	Χ	Н	Х	L	Х	Х	1	N/A	Not Selected
L	Н	L	L	Х	Х	Х	1	External Address	Begin Burst Read Cycle
L	Н	L	Н	L	Х	L	1	External Address	Begin Burst Write Cycle
L	Н	L	Н	L	Х	Н	1	External Address	Begin Burst Read Cycle
Х	Χ	Х	Н	Н	L	Н	1	Next Address	Continue Burst Read Cycle
Н	Χ	Х	Х	Н	L	Н	↑	Next Address	Continue Burst Read Cycle
Χ	Χ	Х	Н	Η	L	L	↑	Next Address	Continue Burst Write Cycle
Н	Χ	Х	Χ	Η	L	L	↑	Next Address	Continue Burst Write Cycle
Χ	Χ	Х	Н	Η	Η	Н	↑	Current Address	Suspend Burst Read Cycle
Н	Χ	Χ	Χ	Н	Н	Н	1	Current Address	Suspend Burst Read Cycle
Χ	Χ	Χ	Н	Н	Н	L	1	Current Address	Suspend Burst Write Cycle
Н	Χ	Χ	Х	Н	Н	L	1	Current Address	Suspend Burst Write Cycle

Notes: 1. X means "Don't Care". 2. The rising edge of clock is symbolized by ↑.

WRITE TRUTH TABLE(x36/x32)

GW	BW	WEa	WEb	WEc	WEd	OPERATION
Н	Н	Х	X	Х	Х	READ
Н	L	Н	Н	Н	Н	READ
Н	L	L	Н	Н	Н	WRITE BYTE a
Н	L	Н	L	Н	Н	WRITE BYTE b
Н	L	Н	Н	L	L	WRITE BYTE c and d
Н	L	L	L	L	L	WRITE ALL BYTEs
L	Х	Х	Х	Х	Х	WRITE ALL BYTEs

Notes: 1. X means "Don't Care".

WRITE TRUTH TABLE(x18)

GW	BW	WEa	WEb	OPERATION
Н	Н	X	Х	READ
Н	L	Н	Н	READ
Н	L	L	Н	WRITE BYTE a
Н	L	Н	L	WRITE BYTE b
Н	L	L	L	WRITE ALL BYTEs
L	Х	Х	Х	WRITE ALL BYTEs

Notes: 1. X means "Don't Care".

^{2.} All inputs in this table must meet setup and hold time around the rising edge of $\mathsf{CLK}(\hat{\ }).$



^{3.} WRITE = L means Write operation in WRITE TRUTH TABLE.
WRITE = H means Read operation in WRITE TRUTH TABLE.

^{4.} Operation finally depends on status of asynchronous input pins(ZZ and \overline{OE}).

^{2.} All inputs in this table must meet setup and hold time around the rising edge of CLK(\u00a1).

ABSOLUTE MAXIMUM RATINGS*

PARAMETER		SYMBOL	RATING	UNIT
Voltage on VDD Supply Relative to VSS	VDD	-0.3 to 2.5	V	
Voltage on VDDQ Supply Relative to VSS		VDDQ	-0.3 to 2.5	V
Voltage on Input Pin Relative to Vss	VIN -0.3 to VDD+0.3			
Voltage on I/O Pin Relative to Vss	Vio	-0.3 to VDDQ+0.3	V	
Power Dissipation		PD	1.6	W
Storage Temperature		Tstg	-65 to 150	°C
On a section a Target a section a	Commercial	Topr	0 to 70	°C
Operating Temperature Industrial		Topr	-40 to 85	°C
Storage Temperature Range Under Bias		TBIAS	-10 to 85	°C

^{*}Note: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

OPERATING CONDITIONS $(0^{\circ}C \le TA \le 70^{\circ}C)$

PARAMETER	SYMBOL	MIN	Тур.	MAX	UNIT
Supply Voltage	VDD	1.7	1.8	1.95	V
	Vddq	1.7	1.8	1.95	V
Ground	Vss	0	0	0	V

^{*} The above parameters are also guaranteed at industrial temperature range.

CAPACITANCE* (TA=25°C, f=1MHz)

PARAMETER	SYMBOL	TEST CONDITION	MIN	MAX	UNIT
Input Capacitance	CIN	VIN=0V	-	5	pF
Output Capacitance	Соит	Vout=0V	-	7	pF

*Note: Sampled not 100% tested.



DC ELECTRICAL CHARACTERISTICS (VDD=1.8V+0.15V/-0.10V, TA=0°C to +70°C)


PARAMETER	SYMBOL	TEST CONDITIONS		MIN	MAX	UNIT	NOTES
Input Leakage Current(except ZZ)	I⊫	VDD = Max; VIN=Vss to VDD		-2	+2	μΑ	
Output Leakage Current	lol	Output Disabled, VouT=Vssto	VDDQ	-2	+2	μΑ	
Operating Current	Icc	Device Selected, IouT=0mA, ZZ≤VIL, Cycle Time ≥ tcyc	-14	-	280	mA	1,2
	ISB	Device deselected, IOUT=0mA, ZZ≤V IL, f=Max, All Inputs≤0.2V or ≥ V DD-0.2V	-14	-	90	mA	
Standby Current	ISB1	Device deselected, I OUT=0mA, ZZ \leq 0.2V, f = 0, All Inputs=fixed (V DD-0.2V or 0.2V)		-	70	mA	
	ISB2	Device deselected, IouT=0mA, ZZ≥VDD- 0.2V, f=Max, All Inputs≤VILor ≥VIH		-	60	mA	
Output Low Voltage(1.8V I/O)	Vol	IOL=1.0mA		-	0.4	V	
Output High Voltage(1.8V I/O)	Vон	IOH= -1.0mA		1.4	-	V	
Input Low Voltage(1.8V I/O)	VIL			-0.3	0.35*VDDQ	V	
nput High Voltage(1.8V I/O)	ViH			0.65*VDDQ	VDD+0.3	V	3

Notes: 1. The above parameters are also guaranteed at industrial temperature range.

2. Reference AC Operating Conditions and Characteristics for input and timing.

3. Data states are all zero.

4. In Case of I/O Pins, the Max. $V_{IH}=V_{DDQ}+0.3V$.



TEST CONDITIONS

(VDD=1.8V+0.15V/-0.10V, VDDQ=1.8V+0.15V/-0.10V, TA=0to70°C)

PARAMETER	VALUE
Input Pulse Level	0 to 1.8V
Input and Output Timing Reference Levels	V ddq/2
Output Load	See Fig. 1

^{*} The above parameters are also guaranteed at industrial temperature range.




Output Load(A)

512Kx36/x32 & 1Mx18 Synchronous SRAM

RL=50Ω Dout ♥ VL=VDDQ/2 30pF* Zo=50Ω

Output Load(B), (for tLZC, tLZOE, tHZOE & tHZC)



* Including Scope and Jig Capacitance

Fig. 1

AC TIMING CHARACTERISTICS(VDD=1.8V+0.15V/-0.10V, TA=0°C to +70°C)

		-			
Parameter	Symbol	Min	Max	Unit	
Cycle Time	tcyc	7.2	-	ns	
Clock Access Time	tcD	-	4.0	ns	
Output Enable to Data Valid	tOE	-	4.0	ns	
Clock High to Output Low-Z	tLZC	0	-	ns	
Output Hold from Clock High	ton	1.5	-	ns	
Output Enable Low to Output Low-Z	tLZOE	0	-	ns	
Output Enable High to Output High-Z	tHZOE	-	3.5	ns	
Clock High to Output High-Z	tHZC	1.5	3.5	ns	
Clock High Pulse Width	tch	2.5	-	ns	
Clock Low Pulse Width	tCL	2.5	-	ns	
Address Setup to Clock High	tas	1.5	-	ns	
Address Status Setup to Clock High	tss	1.5	-	ns	
Data Setup to Clock High	tDS	1.5	-	ns	
Write Setup to Clock High (GW, BW, WEx)	tws	1.5	-	ns	
Address Advance Setup to Clock High	tadvs	1.5	-	ns	
Chip Select Setup to Clock High	tcss	1.5	-	ns	
Address Hold from Clock High	tah	0.5	-	ns	
Address Status Hold from Clock High	tsh	0.5	-	ns	
Data Hold from Clock High	tDH	0.5	-	ns	
Write Hold from Clock High (GW, BW, WEx)	twH	0.5	-	ns	
Address Advance Hold from Clock High	tadvh	0.5	-	ns	
Chip Select Hold from Clock High	tcsh	0.5	-	ns	
ZZ High to Power Down	tPDS	2	-	cycle	
ZZ Low to Power Up	tpus	2	-	cycle	


Notes: 1. The above parameters are also guaranteed at industrial temperature range.




^{2.} All address inputs must meet the specified setup and hold times for all rising clock edges whenever ADSC and/or ADSP is sampled low and CS is sampled low. All other synchronous inputs must meet the specified setup and hold times whenever this device is chip selected.

3. <u>Both chip selects</u> must be active whenever ADSC or ADSP is sampled low in order for the this device to remain enabled.


4. ADSC or ADSP must not be asserted for at least 2 Clock after leaving ZZ state.
























APPLICATION INFORMATION DEPTH EXPANSION

The Samsung 512Kx36 Synchronous Pipelined Burst SRAM has two additional chip selects for simple depth expansion. This permits easy secondary cache upgrades from 512K depth to 1M depth without extra logic.




INTERLEAVE READ TIMING (Refer to non-interleave write timing for interleave write timing)

(ADSP CONTROLLED, ADSC=HIGH) Clock **ADSP** X A1 **ADDRESS** [0:n] WRITE CS₁ Bank 0 is selected by CS2, and Bank 1 deselected by CS2 An+1 Blank 0 is deselected by CS2, and Bank 1 selected by CS21 **t**ADVS **►** tadvh ADV <u>OE</u> **Data Out** XXX Q1-2 XXX Q1-3 XXX Q1-4 (Bank 0) **Data Out** Q2-1 Q2-2 (Bank 1) *Notes : n = 14 32K depth 15 64K depth 128K depth, 256K depth ☐ Don't Care ☒ Undefined 18 512K depth, 19 1M depth



APPLICATION INFORMATION DEPTH EXPANSION

The Samsung 1Mx18 Synchronous Pipelined Burst SRAM has two additional chip selects for simple depth expansion. This permits easy secondary cache upgrades from 1M depth to 2M depth without extra logic.



INTERLEAVE READ TIMING (Refer to non-interleave write timing for interleave write timing)

(ADSP CONTROLLED, ADSC=HIGH) Clock ADSP XA1 **ADDRESS** [0:n] WRITE CS₁ Bank 0 is selected by CS₂, and Bank 1 deselected by CS₂ An+1 Blank 0 is deselected by CS2, and Bank 1 selected by CS2 ADV OE tHZCF **Data Out** Q1-2 Q1-3 Q1-4 (Bank 0) **Data Out** XXX Q2-2 Q2-3 XXX Q2-4 (Bank 1) 15 64K depth 17 256K dept *Notes : n = 14 32K depth 128K depth, 256K depth **W** Undefined ■ Don't Care 512K depth, 19 1M depth 18



2M depth

20

PACKAGE DIMENSIONS

