

ANSALDO**Ansaldo Trasporti s.p.a.**
Unita' SemiconduttoriVia N. Lorenzi 8 - I 16152 GENOVA - ITALY
Tel. int. +39/(0)10 6556549 - (0)10 6556488
Fax Int. +39/(0)10 6442510
Tx 270318 ANSUSE I -**FAST SWITCHING THYRISTOR****ATF614**


Repetitive voltage up to	1200 V
Mean on-state current	1355 A
Surge current	20 kA
Turn-off time	20 µs

PRELIMINARY SPECIFICATION


mag 97 - ISSUE : 04

Symbol	Characteristic	Conditions	T _j [°C]	Value	Unit					
BLOCKING										
V _{RRM}	Repetitive peak reverse voltage		125	1200	V					
V _{RSM}	Non-repetitive peak reverse voltage		125	1300	V					
V _{DRM}	Repetitive peak off-state voltage		125	1200	V					
I _{RRM}	Repetitive peak reverse current	V=V _{RRM}	125	100	mA					
I _{DRM}	Repetitive peak off-state current	V=V _{DRM}	125	100	mA					
CONDUCTING										
I _{T(AV)}	Mean on-state current	180° sin, 50 Hz, Th=55°C, double side cooled		1355	A					
I _{T(AV)}	Mean on-state current	180° sin, 1 kHz, Th=55°C, double side cooled		1205	A					
I _{TSM}	Surge on-state current, non repetitive	sine wave, 10 ms	125	20	kA					
I ² t	I ² t	without reverse voltage		2000 x1E3	A ² s					
V _T	On-state voltage	On-state current = 2000 A	25	2.5	V					
V _{T(TO)}	Threshold voltage		125	1.36	V					
r _T	On-state slope resistance		125	0.328	mohm					
SWITCHING										
di/dt	Critical rate of rise of on-state current, min	From 75% V _{DRM} up to 1200 A, gate 10V 5 ohm	125	800	A/µs					
dv/dt	Critical rate of rise of off-state voltage, min	Linear ramp up to 75% of V _{DRM}	125	600	V/µs					
t _d	Gate controlled delay time, typical	V _D =200V, gate source 20V, 10 ohm, t _r =.5 µs	25	0.85	µs					
t _q	Circuit commutated turn-off time	di/dt = 60 A/µs, I = 1000 A dv/dt = 200 V/µs, up to 80% V _{DRM}	125	20	µs					
Q _{rr}	Reverse recovery charge	di/dt = 60 A/µs, I = 1000 A	125	120	µC					
I _{rr}	Peak reverse recovery current	V _R = 50 V		100	A					
I _H	Holding current, typical	V _D =5V, gate open circuit	25		mA					
I _L	Latching current, typical	V _D =12V, t _p =30µs	25		mA					
GATE										
V _{GT}	Gate trigger voltage	V _D =5V	25	3.5	V					
I _{GT}	Gate trigger current	V _D =5V	25	350	mA					
V _{GD}	Non-trigger gate voltage, min.	V _D =V _{DRM}	125	0.25	V					
V _{FGM}	Peak gate voltage (forward)		25	30	V					
I _{FGM}	Peak gate current		25	10	A					
V _{RGM}	Peak gate voltage (reverse)		25	5	V					
P _{GM}	Peak gate power dissipation	Pulse width 100 µs	25	150	W					
P _{G(AV)}	Average gate power dissipation		25	2	W					
MOUNTING										
R _{th(j-h)}	Thermal impedance, DC	Junction to heatsink, double side cooled	21		°C/kW					
T _j	Operating junction temperature			-30 / 125	°C					
F	Mounting force			17.0 / 21.0	kN					
	Mass			520	g					
ORDERING INFORMATION : ATF614 S 12 A		tq code standard specification VDRM&VRRM/100	tq code	D 10 µs	C 12 µs	B 15 µs	A 20 µs	L 25 µs		
				M 30 µs	N 35 µs	P 40 µs	R 45 µs	S 50 µs		
				T 60 µs	U 70 µs	W 80 µs	X 100µs	Y 150µs		




ON-STATE CHARACTERISTIC
 $T_j = 125^\circ\text{C}$



SURGE CHARACTERISTIC
 $T_j = 125^\circ\text{C}$



TRANSIENT THERMAL IMPEDANCE
DOUBLE SIDE COOLED



Cathode terminal type DIN 46244 - A 4.8 - 0.8
Gate terminal type AMP 60598 - 1

All the characteristics given in this data sheet are guaranteed only with uniform clamping force, cleaned and lubricated heatsink, surfaces with flatness < .03 mm and roughness < 2 μm .

In the interest of product improvement ANSALDO reserves the right to change any data given in this data sheet at any time without previous notice.

If not stated otherwise the maximum value of ratings (symbols over shaded background) and characteristics is reported.

Distributed by

