National Semiconductor

NM93C06L/C46L/C56L/C66L 256-/1024-/2048-/4096-Bit Serial EEPROM with Extended Voltage (2.7V to 5.5V) (MICROWIRE[™] Bus Interface)


General Description

The NM93C06L/C46L/C56L/C66L devices are 256/1024/2048/4096 bits, respectively, of non-volatile electrically erasable memory divided into 16/64/128/256 x 16-bit registers (addresses). The NM93CxxL Family functions in an extended voltage operating range, requires only a single power supply and is fabricated using National Semiconductor's floating gate CMOS technology for high reliability, high endurance and low power consumption. These devices are available in both SO and TSSOP packages for small space considerations.

The EEPROM Interfacing is MICROWIRE compatible for simple interface to standard microcontrollers and microprocessors. There are 7 instructions that control these devices: Read, Erase/Write Enable, Erase, Erase All, Write, Write All, and Erase/Write Disable. The ready/busy status is available on the DO pin during programming.




- 2.7V to 5.5V operation in all modes
- Typical active current of 100 μA; Typical standby current of 1 μA
- No erase required before write
- Reliable CMOS floating gate technology
- MICROWIRE compatible serial I/O
- Self-timed programming cycle
- Device status during programming mode
- 40 years data retention
- Endurance: 10⁶ data changes
- Packages available: 8-pin SO, 8-pin DIP, and 8-pin TSSOP



NM93C06L/C46L/C56L/C66L 256-/ 1024-/ 2048-/ 4090-Dit Serial EEPROM with Extended Voltage (2.7V to 5.5V) (MICROWIRE Bus Interface)

November 1996



Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications. Ambient Storage Temperature -65° C to $\pm 150^{\circ}$ C

Ambient Storage Temperature	$-65^{\circ}C$ to $+150^{\circ}C$
All Input or Output Voltages with Respect to Ground	+6.5V to $-0.3V$
Lead Temp. (Soldering, 10 sec.)	+ 300°C
ESD Rating	2000V

Operating Conditions Ambient Operating Temperature

Ambient Operating Temperature	
NM93C06L-NM93C66L	
NM93C06LE-NM93C66LE	
NM93C06LV-NM93C66LV	
Power Supply (V _{CC}) Range	

 $0^{\circ}C \text{ to } + 70^{\circ}C \\ -40^{\circ}C \text{ to } + 85^{\circ}C \\ -40^{\circ}C \text{ to } + 125^{\circ}C \\ 2.7V \text{ to } 5.5V \\ \end{array}$

DC and AC Electrical Characteristics: 2.7 V < V_{CC} < 4.5V

Symbol	Parameter	Part Number	Conditions	Min	Max	Units
I _{CCA}	Operating Current		$CS = V_{IH}, SK = 250 \text{ kHz}$		1	mA
I _{CCS}	Standby Current		$CS = V_{IL}$		10	μΑ
I _{IL} I _{OL}	Input Leakage Output Leakage		$V_{IN} = 0V$ to V_{CC}		±1	μA
V _{IL} V _{IH}	Input Low Voltage Input High Voltage			-0.1 0.8 V _{CC}	0.15 V _{CC} V _{CC} + 1	v
V _{OL} V _{OH}	Output Low Voltage Output High Voltage		$I_{OL} = 10 \ \mu A$ $I_{OH} = -10 \ \mu A$	0.9 V _{CC}	0.1 V _{CC}	v
f _{SK}	SK Clock Frequency			0	250	kHz
t _{SKH}	SK High Time			1		μs
t _{SKL}	SK Low Time			1		μs
t _{SKS}	SK Setup Time		SK Must Be at V _{IL} for t _{SKS} before CS goes high	0.2		μs
t _{CS}	Minimum CS Low Time		(Note 2)	1		μs
t _{CSS}	CS Setup Time			0.2		μs
t _{DH}	DO Hold Time			70		ns
t _{DIS}	DI Setup Time			0.4		μs
t _{CSH}	CS Hold Time			0		μs
t _{DIH}	DI Hold Time			0.4		μs
t _{PD1}	Output Delay to "1"				2	μs
t _{PD0}	Output Delay to "0"				2	μs
t _{SV}	CS to Status Valid				1	μs
t _{DF}	CS to DO in TRI-STATE®		$CS = V_{IL}$		0.4	μs
t _{WP}	Write Cycle Time				15	ms

Symbol	Parameter	Part Number	Conditions	Min	Max	Units
I _{CCA}	Operating Current		CS = V _{IH} , SK = 1 MHz		1	mA
I _{CCS}	Standby Current		$CS = V_{IL}$		50	μΑ
I _{IL} I _{OL}	Input Leakage Output Leakage		$V_{IN} = 0V$ to V_{CC} (Note 4)		±1	μΑ
V _{IL} V _{IH}	Input Low Voltage Input High Voltage			-0.1 2	0.8 V _{CC} + 1	v
V _{OL1} V _{OH1}	Output Low Voltage Output High Voltage		$I_{OL} = 2.1 \text{ mA}$ $I_{OH} = -400 \mu \text{A}$	2.4	0.4	v
V _{OL2} V _{OH2}	Output Low Voltage Output High Voltage		$I_{OL} = 10 \ \mu A$ $I_{OL} = -10 \ \mu A$	V _{CC} - 0.2	0.2	v
f _{SK}	SK Clock Frequency		(Note 5)	0	1	MHz
t _{SKH}	SK High Time	NM93C06L-NM93C66L NM93C06LE-NM93C66LE		250 300		ns
t _{SKL}	SK Low Time			250		ns
t _{SKS}	SK Setup TIme		SK Must Be at V _{IL} for t _{SKS} before CS goes high	50		ns
tcs	Minimum CS Low Time		(Note 2)	250		ns
t _{CSS}	CS Setup Time			50		ns
t _{DH}	DO Hold Time			70		ns
t _{DIS}	DI Setup Time	NM93C06L-NM93C66L NM93C06LE-NM93C66LE		100 200		ns
t _{CSH}	CS Hold Time			0		ns
t _{DIH}	DI Hold Time			20		ns
t _{PD1}	Output Delay to "1"				500	ns
t _{PD0}	Output Delay to "0"				500	ns
t _{SV}	CS to Status Valid				500	ns
t _{DF}	CS to DO in TRI-STATE		$CS = V_{IL}$		100	ns
t _{WP}	Write Cycle Time				10	ms

Capacitance (Note 3)

 $T_A = 25^{\circ}C$, f = 1 MHz

Symbol	Test	Тур	Max	Units
COUT	Output Capacitance		5	pF
C _{IN}	Input Capacitance		5	pF

Note 1: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and operation of the device at these or any other conditions above those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note 2: CS (Chip Select) must be brought low (to V_{IL}) for an interval of t_{CS} in order to reset all internal device registers (device reset) prior to beginning another opcode cycle (this is shown in the opcode diagrams in the following pages).

Note 3: This parameter is periodically sampled and not 100% tested.

Note 4: Typical leakage values are in the 20 nA range.

Note 5: The shortest allowable SK clock period = $1/f_{SK}$ (as shown under the f_{SK} parameter). Maximum SK clock speed (minimum SK period) is determined by the interaction of several AC parameters stated in the datasheet. Within this SK period, both t_{SKH} and t_{SKL} limits must be observed. Therefore, it is not allowable to set $1/t_{SK} = t_{SKH}$ (minimum) $+ t_{SKL}$ (minimum) for shorter SK cycle time operation.

AC Test Conditions

V _{CC} Range	V _{IL} /V _{IH} Input Levels	V _{IL} /V _{IH} Timing Levels	V _{OL} /V _{OH} Timing Levels	I _{OL} /I _{OH}	
$2.7V \le V_{CC} \le 4.5V$ (Extended Voltage Levels)	0.3V/1.8V	1.0V	0.8V/1.5V	\pm 10 μ A	
$\begin{array}{l} \text{4.5V} \leq \text{V}_{\text{CC}} \leq \text{5.5V} \\ \text{(TTL Levels)} \end{array}$	0.4V/2.4V	1.0V/2.0V	0.4V/2.4V	-2.1 mA/0.4 mA	
Output Load: 1 TTL Gate (C _L = 100 pF)					

Functional Description

The NM93C06L/C46L/C56L/C66L device have 7 instructions as described below. Note that the MSB of any instruction is a "1" and is viewed as a start bit in the interface sequence. For the C06 and C46 the next 8 bits carry the op code and the 6-bit address for register selection. For the C56 and C66 the next 10-bits carry the op code and the 8bit address for register selection.

Read (READ):

The READ instruction outputs serial data on the DO pin. After a READ instruction is received, the instruction and address are decoded, followed by data transfer from the selected memory register into a 16-bit serial-out shift register. A dummy bit (logical 0) precedes the 16-bit data output string. Output data changes are initiated by a low to high transition of the SK clock.

Erase/Write Enable (WEN):

When V_{CC} is applied to the part, it powers up in the Erase/ Write Disable (WDS) state. Therefore, all programming modes must be preceded by an Erase/Write Enable WEN instruction. Once an Erase/Write Enable instruction is executed, programming remains enabled until an Erase/Write Disable (WDS) instruction is executed or V_{CC} is completely removed from the part.

Erase (ERASE):

The ERASE instruction will program all bits in the selected register to the logical "1" state. CS is brought low following the loading of the last address bit. This falling edge of the CS pin initiates the self-timed programming cycle.

The DO pin indicates the READY/BUSY status of the chip if CS is brought high after the t_{CS} interval. DO = logical "0" indicates that programming is still in progress. DO = logical "1" indicates that the register, at the address specified in the instruction, has been erased, and the part is ready for another instruction.

Functional Description (Continued) Write (WRITE):

The WRITE instruction is followed by 16 bits of data to be written into the specificed address. After the last bit of data is put on the data-in (DI) pin, CS must be brought low before the next rising edge of the SK clock. This falling edge of CS initiates the self-timed programming cycle. The DO pin indicates the READY/BUSY status of the chip if CS is brought high after the t_{CS} interval. DO = logical 0 indicates that programming is still in progress. DO = logical 1 indicates that the register at the address specified in the instruction has been written with the data pattern specified in the instruction and the part is ready for another instruction.

Erase All (ERAL):

The ERAL instruction will simultaneously program all registers in the memory array and set each bit to the logical "1" state. The Erase All cycle is identical to the ERASE cycle except for the different op-code. As in the ERASE mode, the DO pin indicates the READY/BUSY status of the chip if CS is brought high after the t_{CS} interval.

Write All (WRALL):

The WRALL instruction will simultaneously program all registers with the data pattern specified in the instruction. As in the WRITE mode, the DO pin indicates the READY/BUSY status of the chip if CS is brought high after the t_{CS} interval.

Write Disable (WDS):

To protect against accidental data distrub, the WDS instruction disables all programming modes and should follow all programming operations. Execution of a READ instruction is independent of both the WEN and WDS instructions.

Note: NSC CMOS EEPROMs do not require an "ERASE" or "ERASE ALL" operation prior to the "WRITE" and "WRITE ALL" instructions. The "ERASE" and "ERASE ALL" instructions are included to maintain compatibility with earlier technology EEPROMs.

Instruction Set for the NM93C06L and NM93C46L


Instruction	SB	Op Code	Address	Data	Comments
READ	1	10	A5-A0		Reads data stored in memory at specified address.
WEN	1	00	11XXXX		Enable all programming modes.
ERASE	1	11	A5-A0		Erase selected register.
WRITE	1	01	A5-A0	D15-D0	Writes selected register.
ERAL	1	00	10XXXX		Erases all registers.
WRALL	1	00	01XXXX	D15-D0	Writes all registers.
WDS	1	00	00XXXX		Disables all programming modes.


Note: Address bits A5 and A4 become "Don't Care" for the NM93C06L.


Instruction Set for the NM93C56L and NM93C66L


Instruction	SB	Op Code	Address	Data	Comments
READ	1	10	A7-A0		Reads data stored in memory at specified address.
WEN	1	00	11XXXXXX		Enable all programming modes.
ERASE	1	11	A7-A0		Erase selected register.
WRITE	1	01	A7-A0	D15-D0	Writes selected register.
ERAL	1	00	10XXXXXX		Erases all registers.
WRALL	1	00	01XXXXXX	D15-D0	Writes all registers.
WDS	1	00	00XXXXXX		Disables all programming modes.


Note: Address bit A7 is "Don't Care" for the NM93C56L.














National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.