National Semiconductor

## DM54194 4-Bit Bidirectional Universal Shift Registers

#### **General Description**

This bidirectional shift register is designed to incorporate virtually all of the features a system designer may want in a shift register; it features parallel inputs, parallel outputs, right-shift and left-shift serial inputs, operating-mode-control inputs, and a direct overriding clear line. The register has four distinct modes of operation, namely:


Parallel (broadside) load Shift right (in the direction  $Q_A$  toward  $Q_D$ ) Shift left (in the direction  $Q_D$  toward  $Q_A$ ) Inhibit clock (do nothing)

Synchronous parallel loading is accomplished by applying the four bits of data and taking both mode control inputs, S0 and S1, high. The data is loaded into the associated flipflops and appears at the outputs after the positive transition of the clock input. During loading, serial data flow is inhibited.

Shift right is accomplished synchronously with the rising edge of the clock pulse when S0 is high and S1 is low. Serial data for this mode is entered at the shift-right data input. When S0 is low and S1 is high, data shifts left synchronously and new data is entered at the shift-left serial input. Clocking of the flip-flop is inhibited when both mode control inputs are low. The mode controls of the DM54194/ DM74194 should be changed only while the clock input is high.

#### Features

- Parallel inputs and outputs
- Four operating modes: Synchronous parallel load Right shift Left shift
  - Do nothing
- Positive edge-triggered clocking
- Direct overriding clear
- Typical clock frequency 36 MHz
- Typical power dissipation 195 mW



© 1995 National Semiconductor Corporation TL/F/6564

RRD-B30M105/Printed in U. S. A.

June 1989

#### Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications. Supply Voltage 7V

Supply Voltage	/V
Input Voltage	5.5V
Operating Free Air Temperature Range	
DM54	$-55^{\circ}$ C to $+125^{\circ}$ C
Storage Temperature Range	$-65^{\circ}C$ to $+150^{\circ}C$

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

# Recommended Operating Conditions

Symbol	Parameter		Units				
Gymbol	rarameter	Min	Nom	Max			
V <sub>CC</sub>	Supply Voltage		4.5	5	5.5	V	
V <sub>IH</sub>	High Level Input Voltage	2			V		
V <sub>IL</sub>	Low Level Input Voltage				0.8	V	
I <sub>OH</sub>	High Level Output Current				-0.8	mA	
I <sub>OL</sub>	Low Level Output Current			16	mA		
f <sub>CLK</sub>	Clock Frequency (Note 4)		0	36	25	MHz	
t <sub>W</sub>	Pulse Width (Note 4)	Clock	20			ns	
		Clear	20				
t <sub>SU</sub>	Setup Time (Note 4)	Mode	30			ns	
		Data	20			113	
t <sub>H</sub>	Hold Time (Note 4)		0			ns	
t <sub>REL</sub>	Clear Release Time (Note 4)		25			ns	
T <sub>A</sub>	Free Air Operating Temper	-55		125	°C		

#### Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 1)	Мах	Units
VI	Input Clamp Voltage	$V_{CC} = Min$ , $I_I = -12 \text{ mA}$			-1.5	V
V <sub>OH</sub>	High Level Output Voltage	$\label{eq:V_CC} \begin{array}{l} V_{CC} = \text{Min}, I_{OH} = \text{Max} \\ V_{IL} = \text{Max}, V_{IH} = \text{Min} \end{array}$	2.4	3.4		v
V <sub>OL</sub>	Low Level Output Voltage	$\label{eq:V_CC} \begin{split} V_{CC} &= \text{Min}, \text{I}_{OL} = \text{Max} \\ V_{IH} &= \text{Min}, \text{V}_{IL} = \text{Max} \end{split}$		0.2	0.4	v
Ιį	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$			1	mA
IIH	High Level Input Current	$V_{CC} = Max, V_I = 2.4V$			40	μΑ
IIL	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$			-1.6	mA
I <sub>OS</sub>	Short Circuit Output Current	V <sub>CC</sub> = Max (Note 2)	-20		-57	mA
ICC	Supply Current	V <sub>CC</sub> = Max (Note 3)		39	63	mA

Note 1: All typicals are at  $V_{CC}\,=\,5V,\,T_{A}\,=\,25^{\circ}C.$ 

Note 2: Not more than one output should be shorted at a time.

Note 3: With all outputs open, inputs A through D grounded, and 4.5V applied to S0, S1, CLEAR and the serial inputs, I<sub>CC</sub> is tested with a momentary ground, then 4.5V applied to CLOCK.

Note 4:  $T_{A}\,=\,25^{\circ}C$  and  $V_{CC}\,=\,5V.$ 

Symbol	Parameter	From (Input)	$R_L = 400\Omega$	Units		
oymbol	i arameter	To (Output)	Min Max			
f <sub>MAX</sub>	Maximum Clock Frequency		25		MHz	
<sup>t</sup> PLH	Propagation Delay Time Low to High Level Output	Clock to Q		22	ns	
t <sub>PHL</sub>	Propagation Delay Time High to Low Level Output	Clock to Q		26	ns	
t <sub>PHL</sub>	Propagation Delay Time High to Low Level Output	Clear to Q		30	ns	


### **Function Table**


Inputs									Outputs				
Clear	Mode		Clock	Serial Parallel			Q <sub>A</sub>	QB	Q <sub>C</sub>	QD			
oicai	S1	S0	Older	Left	Right	Α	в	С	D	QA	αB	QC	QD
L	х	х	х	x	Х	x	Х	Х	Х	L	L	L	L
Н	Х	Х	L	X	Х	X	х	х	Х	Q <sub>A0</sub>	Q <sub>B0</sub>	Q <sub>C0</sub>	Q <sub>D0</sub>
Н	н	н	1	X	Х	a	b	с	d	a	b	с	d
Н	L	Н	1	X	Н	X	Х	Х	Х	н	Q <sub>An</sub>	Q <sub>Bn</sub>	Q <sub>Cn</sub>
Н	L	н	1	Х	L	X	Х	Х	Х	L	Q <sub>An</sub>	Q <sub>Bn</sub>	Q <sub>Cn</sub>
Н	н	L	1	н	Х	X	Х	Х	Х	Q <sub>Bn</sub>	Q <sub>Cn</sub>	Q <sub>Dn</sub>	Н
Н	н	L	↑	L	Х	X	Х	Х	Х	Q <sub>Bn</sub>	Q <sub>Cn</sub>	Q <sub>Dn</sub>	L
н	L	L	X	X	Х	X	Х	Х	Х	Q <sub>A0</sub>	Q <sub>B0</sub>	Q <sub>C0</sub>	Q <sub>D0</sub>


H = High Level (steady state), L = Low Level (steady state), X = Don't Care (any input, including transitions)

1 = Transition from low to high level; a, b, c, d = The level of steady state input at inputs A, B, C, or D, respectively

 $Q_{A0}, Q_{B0}, Q_{C0}, Q_{D0} =$  The level of  $Q_A, Q_B, Q_C$ , or  $Q_D$ , respectively, before the indicated steady state input conditions were established.  $Q_{An}, Q_{Bn}, Q_{Cn}, Q_{Dn} =$  The level of  $Q_A, Q_B, Q_C$ , respectively, before the most recent  $\uparrow$  transition of the clock.







National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications