

B5S162861

PRELIMINARY DATA

20-BIT TWO PORT BUS SWITCH WITH 25Ω SERIES RESISTOR IN OUTPUT

HIGH SPEED: t_{PD} = 1.25ns (MAX.) at V_{CC} = 4.5V T_A=85°C

- ON RESISTANCE BETWEEN TWO PORT: 25Ω (TYP) at V_{CC} = 5.0V T_A=25°C
- LOW POWER DISSIPATION: I_{CC} = 1uA(MAX.) at T_A=25°C
- COMPATIBLE WITH TTL OUTPUTS: V_{IH}=2V(MIN), V_{IL}=0.8V(MAX)
- POWER DOWN PROTECTION ON INPUTS AND OUTPUTS
- OPERATING VOLTAGE RANGE: V_{CC}(OPR) = 4V to 5.5V
- PIN AND FUNCTION COMPATIBLE WITH 74 SERIES 16861
- IMPROVED LATCH-UP IMMUNITY
- ESD PERFORMANCE: HBM > 2000V (MIL STD 883 method 3015); MM > 200V

DESCRIPTION

The B5S162861 is an advanced high-speed CMOS 20-BIT TWO PORT BUS SWITCH fabricated with sub-micron silicon gate and double-layer metal wiring C^2MOS tecnology.

It is ideal for 4V to 5.5V V_{CC} operations and ultra-low power and low noise applications, typically notebook and docking station.

Any nG output control governs two 10-bit BUS SWITCHES. Output Enable inputs (nG) tied together gives full 20-bit operations. When nG is LOW, the switches are on. When nG is HIGH, the switches are in high impedance state.

It has ultra high-speed performance at 5V near zero delay with low ON resistance and include 25Ω series resistor to reduce noise resulting from reflections, thus eliminating the need for an external terminating resistor.

All inputs and outputs are equipped with protection circuits against static discharge, giving them 2KV ESD immunity and transient excess voltage.



ORDER CODES

PACKAGE	T & R
TSSOP48	B5S162861TTR

PIN CONNECTION


NC	1[] 48	V _{cc}
1 A0	2 [] 47	1 G
1 A 1	з [] 46	1 B0
1 A2	4 [] 45	1 B1
1 A 3	5 [] 44	1 B2
1 A 4	6 [] 43	1 B3
1 A5	7 [] 42	1 B4
1 A 6	8 [] 41	1 B5
1 A7	9 [] 40	1 B6
1 A8	10 [] 39	1 B7
1 A 9	11 [] 38	1 B8
GND	12 [] 37	1 B9
NC	13 [] 36	V _{cc}
2 A 0	14 [] 35	ZG
2 A 1	15 [] 34	2 B0
2 A 2	16 [] 33	2B1
2 A 3	17 [] 32	2B2
2 A 4	18 [] 31	2B3
2 A 5	19 [] 30	284
2A6	20 [29	285
2 A 7	21 [28	286
2 A 8	22 [] 27	287
2 A 9	23 [26	288
GND	24 [] 25	289
	L	CS11070	

1/9

February 2003

This is preliminary information on a new product now in development are or undergoing evaluation. Details subject to change without notice.

INPUT EQUIVALENT CIRCUIT



PIN DESCRIPTION


PIN No	SYMBOL	NAME QND FUNCTION
1, 13	NC	Not Connected
2, 3, 4, 5, 6, 7, 8, 9, 10, 11	1A0 to 1A9	Data Inputs
14, 15, 16, 17, 18, 19, 20, 21, 22, 23	2A0 to 2A9	Data Inputs
34, 33, 32, 31, 30, 29, 28, 27, 26, 25	2B0 to 2B9	Data Outputs
46, 45, 44, 43, 42, 41, 40, 39, 38, 37	1B0 to 1B9	Data Outputs
47, 35	1 <u>G</u> , 2 <u>G</u>	Bus Enable Input (Active Low)
12, 24	GND	Ground (0V)
36, 48	V _{CC}	Positive Supply Voltage

TRUTH TABLE

INF	OUTPUT	
nG	1Bn, 2Bn	
L	Х	Bus ON
Н	Х	Z

n: 0 to 9 X: "H" or "L" Z: High Impedance

SCHEMATIC DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter ²	Value	Unit
V _{CC}	Supply Voltage	-0.5 to +7.0	V
VI	DC Switch and Control Pin Voltage	-0.5 to +7.0	V
Vo	DC Output Voltage (V _{CC} = 0V) (note 1)	-0.5 to +7.0	V
Vo	DC Output Voltage (V _{I/O} =Gnd)	-0.5 to +7.0	V
I _{IK}	DC Input Diode Current (V _{I/O} < 0V)	- 50	mA
I _{OK}	DC Output Diode Current (note 2)	- 50	mA
Ι _Ο	DC Output Current (note 3)	128	mA
I _{CC} or I _{GND}	DC V _{CC} or Ground Current per Supply Pin	± 100	mA
T _{stg}	Storage Temperature	-65 to +150	°C
ΤL	Lead Temperature (10 sec)	300	°C

Absolute Maximum Rating are those value beyond which damage to the device may occour. Functional operation under these condition is Absolute Maximum Rating are those value beyond which damage to the device may occour. Functional operation of implied 1) I_0 absolute maximum rating must be observed 2) $V_0 < GND$, $V_0 > V_{CC}$ 3) Not more than one output should be tested at one time. Duration of the test should not exceed one second.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Value	Unit
V _{CC}	Supply Voltage	4 to 5.5	V
VI	Input Voltage	0 to 5.5	V
Vo	Output Voltage ($V_{CC} = 0V$)	0 to 5.5	V
Vo	Output Voltage	0 to 5.5	V
T _{op}	Operating Temperqture	-55 to 125	°C
dt/dv	Switch Input Rise and Fall Time	0 to DC	ns/V
dt/dv	Control Input Rise and Fall Time (note 1)	0 to 10	ns/V

1) V_{IN} from 0.8V to 2V at V_{CC} = 3.0V

DC SPECIFICATION

			Test Condition		Value							
Symbol	Parameter	V _{cc}		T _A = 25 °C		°C		to 85 C	-55 to 125 °C		Unit	
		(V)		Min.	Тур.	Max.	Min.	Max.	Min.	Max.		
V _{IH}	High Level Input Voltage	4 to 5.5		2			2		2		V	
V _{IL}	Low Level Input Voltage	4 to 5.5				0.8		0.8		0.8	V	
V _H	Input Hysteresis at Con- trol pin	4.5 to 5.5			150						mV	
R _{ON}	Switch ON Resistance	4.5	I _{ON} =64 mA V _I =0V				20	40				
		4.5	I _{ON} =48 mA V _I =0V		28		20	40			Ω	
		4.5	I _{ON} =15 mA V _I =2.4V		35		20	48			52	
		4.0	I _{ON} =15 mA V _I =2.4V				20	48				
I _I	Input Leakage Current	0 to 5.5	V _I = 5.5V or GND			±0.1		±1.0		±2.0	μΑ	
I _{OZ}	High Impedance Leakage Current	4.5 to 5.5	V _{I/O} = 5.5V to GND					±1.0		±2.0	μΑ	
V _{IK}	Clamp Diode Voltage	4.0 to 5.5	l _l = -18mA		-0.7			-1.2		-1.2	V	
Icc	Quiescent Supply Current	5.5	V _I = V _{CC} or GND		0.1	1.0		3.0		10.0	μΑ	
ICCD	Supply Current per Con- trol Input per MHz (1)	5.5	V _{I/O} = Open nG=GND; Control Input Toggling 50% Duty Cycle					0.25			mA/ MHz	
Δl _{CC}	I _{CC} incr. per Input	5.5	V _{IC} =V _{CC} -2.1 V					2.5			mA	

1) This current applies to the control inputs only and represent the current required to switch internal capacitance at the specified frequency. The 1An and 2An inputs generate no significant AC or DC currents as they transition. This parameter is not tested, but is guaranteed by design.

AC ELECTRICAL CHARACTERISTICS


		Test Condition				Value				
Symbol	Parameter	V _{CC} (V)	C _L	R _L	$t_s = t_r$	-40 to	85 °C		o 125 C	Unit
		(v)	(pF)	(Ω)	(ns)	Min.	Max.	Min.	Max.	
t _{PLH} t _{PHL}	Propagation Delay Time (1)		50	500	2.5		1.25			ns
	xAn to xBn, xBn to xAn(2)		50	500	2.5		1.25			115
t _{PZL} t _{PZH}	Output Enable Time	4.5 to 5.5	50	500	2.5	1.5	5.5			ns
t _{PLZ} t _{PHZ}	Output Disable Time		50	500	2.5	1.5	5.5			ns

1) Parameter guaranteed by design 2) X=1,2; n=0..9.

CAPACITANCE CHARACTERISTICS

		Tes					
Symbol	Parameter	v _{cc}		1	Γ _A = 25 °C	C	Unit
		(V)		Min.	Тур.	Max.	
C _{IN}	Input Capacitance at Control Pin				4		pF
C _{I/O}	Input Capacitance at I/O Pin	5.0	nG=V _{CC}		5.5		pF


TEST CIRCUIT




 C_L = 50pF or equivalent (includes jig and probe capacitance) R_L = R_1 = 500 Ω or equivalent

 $R_T = Z_{OUT}$ of pulse generator (typically 50 Ω)






WAVEFORM 2: OUTPUT ENABLE AND DISABLE TIME (f=1MHz; 50% duty cycle)



DIM.		mm.		inch				
DIWI.	MIN.	ТҮР	MAX.	MIN.	TYP.	MAX.		
А			1.2			0.047		
A1	0.05		0.15	0.002		0.006		
A2		0.9			0.035			
b	0.17		0.27	0.0067		0.011		
С	0.09		0.20	0.0035		0.0079		
D	12.4		12.6	0.488		0.496		
E		8.1 BSC			0.318 BSC			
E1	6.0		6.2	0.236		0.244		
е		0.5 BSC			0.0197 BSC			
К	0°		8°	0°		8°		
L	0.50		0.75	0.020		0.030		






7/9

Г

	Tape & Reel TSSOP48 MECHANICAL DATA								
DIM	mm.				inch				
DIM.	MIN.	ТҮР	MAX.	MIN.	TYP.	MAX.			
А			330			12.992			
С	12.8		13.2	0.504		0.519			
D	20.2			0.795					
Ν	60			2.362					
Т			30.4			1.197			
Ao	8.7		8.9	0.343		0.350			
Во	13.1		13.3	0.516		0.524			
Ko	1.5		1.7	0.059		0.067			
Ро	3.9		4.1	0.153		0.161			
Р	11.9		12.1	0.468		0.476			



Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

© The ST logo is a registered trademark of STMicroelectronics

© 2003 STMicroelectronics - Printed in Italy - All Rights Reserved STMicroelectronics GROUP OF COMPANIES Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco Singapore - Spain - Sweden - Switzerland - United Kingdom - United States. © http://www.st.com

