

Enhanced SoloLIN Transceiver

Features

- \Box Operating voltage $V_S = 6$ to 18 V
- □ Very low standby current consumption of typ. 6.5µA in sleep mode
- □ LIN-Bus Transceiver:
 - Slew rate control for good EMC behavior
 - o Fully integrated receiver filter
 - BUS input voltage -27V to 40V
 - o Integrated termination resistor for LIN slave nodes (30k Ω)
 - o Wake up via LIN bus
 - o Baud rate up to 20 kBaud
 - Compatible to LIN Specification 1.3
- □ Compatible to ISO9141 functions
- Control output for voltage regulator with low on resistance for switchable master termination
- ☐ High EMI immunity
- Bus terminals proof against short-circuits and transients in the automotive environment
- ☐ High impedance Bus pin in case of loss of ground and undervoltage condition
- □ Thermal overload protection
- ☐ High signal symmetry for using in RC based slave nodes up to 2% clock tolerance
- □ ±4kV ESD protection at Bus pin

Ordering Information

Part No.	Temperature Range	Package
TH8082	K (-40 to 125 °C)	DC (SOIC8)

General Description

The TH8082 is a physical layer device for a single wire data link capable of operating in applications where high data rate is not required and a lower data rate can achieve cost reductions in both the physical media components and in the microprocessor which use the network. The TH8082 is designed in accordance to the physical layer definition of the LIN Protocol Specification, Rev. 1.3.The IC furthermore can be used in ISO9141 systems.

Because of the very low current consumption of the TH8082 in the sleep mode it's suitable for ECU applications with hard standby current requirements. This mode allows a shutdown of the whole application. The included wake-up function detects incoming dominant bus messages and enables the voltage regulator.





Contents

1. Fu	unctional Diagram	4
2. EI	lectrical Specification	5
2.1	Operating Conditions	5
2.2	Absolute Maximum Ratings	
2.3	Static Characteristics	
2.4	Dynamic Characteristics	
2.5	Timing Diagrams	
2.6	Test circuits for Dynamic and Static Characteristics	11
3. Fı	unctional Description	12
3.1	Initialization	12
3.2	Operating Modes	
3.3	Mode control	12
3.4	LIN BUS Transceiver	
3. O	perating under Disturbance	15
3.1	Loss of battery	15
3.2	Loss of Ground	
3.3	Short circuit to battery	
3.4	Short circuit to ground	
3.5	Thermal overload	
3.6	Undervoltage Vcc	
4. A _l	pplication Hints	16
4.1	LIN System Parameter	16
	1.1. Bus loading requirements	
	1.2. Recommendations for system design	
4.2	Min/max slope time calculation	
4.3	Application Circuitry	
5. Pi	in Description	20
	echanical Specification	
7. ES	SD/EMC Remarks	22
7.1 7.2	General Remarks	
	ESD-Test	
7.3	EMC	
8. R	eliability Information	23
9. Di	isclaimer	23





List of Figures

Figure 1 - Block Diagram	4
Figure 2 - Input / Output timing	9
Figure 3 – Receiver debouncing	9
Figure 4 – Sleep mode and wake up procedure	10
Figure 5 - Test circuit for dynamic characteristics	11
Figure 6 - Test circuit for automotive transients	11
Figure 7 - Receive impulse diagram	13
Figure 8 - Slope time calculation	18
Figure 9 - Application Circuitry	19
Figure 10 - Pin description SOIC8 package	20



1. Functional Diagram




Figure 1 - Block Diagram



Electrical Specification 2.

All voltages are referenced to ground (GND). Positive currents flow into the IC.

The absolute maximum ratings (in accordance with IEC 134) given in the table below are limiting values that do not lead to a permanent damage of the device but exceeding any of these limits may do so. Long term exposure to limiting values may effect the reliability of the device.

Operating Conditions 2.1

Parameter	Symbol	Min	Max	Unit
Battery supply voltage [1]	Vs	6	18	V
Supply voltage	Vcc	4.5	5.5	V
Operating ambient temperature	T _{amb}	-40	+125	°C

Vs is the IC supply voltage including voltage drop of reverse battery protection diode, VDROP = 0.4 to 1V, V_{BAT ECU} voltage range is 7 to 18V

2.2 Absolute Maximum Ratings

Parameter	Symbol	Condition	Min	Max	Unit
Battery Supply Voltage	Vs	t < 1 min	-0.3	30	V
Battery Supply Voltage	VS	Load dump, t < 500ms	-0.0	40	
Supply Voltage	Vcc		-0.3	+7	V
Transient supply voltage	Vs.tr1	ISO 7637/1 pulse 1 ^[1]	-150		٧
Transient supply voltage	V _{Str2}	ISO 7637/1 pulses 2[1]		100	V
Transient supply voltage	V _{Str3}	ISO 7637/1 pulses 3A, 3B	-150	150	V
BUS voltage	V _{BUS}	t < 500ms , Vs = 18V	-27	40	V
BOS Voltage	VBUS	t < 500ms ,Vs = 0V	-40	40	V
Transient bus voltage	V _{BUStr1}	ISO 7637/1 pulse 1 [2]	-150		V
Transient bus voltage	V _{BUS.tr2}	ISO 7637/1 pulses 2 [2]		100	V
Transient bus voltage	V _{BUS.tr3}	ISO 7637/1 pulses 3A, 3B [2]	-150	150	V
DC voltage on pins TxD, RxD	V _{DC}		-0.3	7	V
ESD capability of any pin	ESD _{HB}	Human body model, equivalent to discharge 100pF with $1.5k\Omega$,	-4	4	kV
Maximum latch - up free current at any Pin	I _{LATCH}		-500	500	mA
Maximum power dissipation	Ptot	At T _{amb} = 125 °C		197	mW
Thermal impedance	ΘЈА	in free air		152	K/W
Storage temperature	T _{stg}		-55	+150	°C
Junction temperature	T _{vj}		-40	+150	°C

^[1] [2] ISO 7637 test pulses are applied to VS via a reverse polarity diode and >2uF blocking capacitor .

ISO 7637 test pulses are applied to BUS via a coupling capacitance of 1 nF.



January 2003

Rev 004



Enhanced SoloLIN Transceiver

2.3 Static Characteristics

Unless otherwise specified all values in the following tables are valid for V_S = 6 to 18V, V_{CC} = 4.5 to 5.5V and T_{AMB} = -40 to 125°C. All voltages are referenced to ground (GND), positive currents are flow into the IC.

Supply current, dominant Isd Vs = 18V, Vcc = 5.5V TxD = L 0.9 2 mA	Parameter	Symbol	Condition	Min	Тур	Max	Unit
Supply current, dominant Isd Vs = 18V, Vcc = 5.5V TxD = L 0.9 2 mA			PIN VS, VCC				
Supply current, dominant Icos Vs = 18V,Vcc = 5.5V TxD = L 0.6 2 mA	Vcc undervoltage lockout	Vcc_uv	EN=H, TxD=L	2.75		4.3	V
Supply current, recessive Isr Vs = 18V, Vcc = 5.5V TxD = H 25 100 μA	Supply current, dominant	I _{Sd}	V _S = 18V,V _{CC} = 5.5V TxD = L		0.9	2	mA
Supply current, recessive Iccr Vs = 18V,Vcc = 5.5V TxD = H 50 100 μA	Supply current, dominant	Icca	V _S = 18V,V _{CC} = 5.5V TxD = L		0.6	2	mA
Supply current, sleep mode I_Sal	Supply current, recessive	I _{Sr}	$V_S = 18V, V_{CC} = 5.5V TxD = H$		25	100	μΑ
Supply current, sleep mode Isal Tamble 25° 0.5 μA μA	Supply current, recessive	Iccr	$V_S = 18V, V_{CC} = 5.5V TxD = H$		50	100	μΑ
PIN BUS - Transmitter	Supply current, sleep mode	I _{Ssl}			6.5		μA
Short circuit bus current IBUS_LIM VBUS = VS, driver on 120 200 mA	Supply current, sleep mode	I _{Ssl}	V _S = 12V, V _{CC} and TxD = 0V		6.5	14	μΑ
Pull up current bus I_BUS_PU V_BUS = 0, V_S = 12V, driver off -1		PIN	BUS – Transmitter	_		_	
Pull up current bus I_BUS_PU_SLEEP VBUS = 0, VS = 12V, sleep mode -100	Short circuit bus current	I _{BUS_LIM}	V _{BUS} = V _S , driver on		120	200	mA
Bus reverse current, recessive IBUS_PAS_rec VBUS_VS_8 8V < VBUS_< 18V volver off 20 μA Bus reverse current loss of battery IBUS VS = 0V, 0V < VBUS_< 18V	Pull up current bus	I _{BUS_PU}	$V_{BUS} = 0$, $V_{S} = 12V$, driver off	-1			mA
Bus_PAs_rec BV < Vs < 18V, driver off 20	Pull up current bus	IBUS_PU_SLEEP	V _{BUS} = 0, V _S = 12V, sleep mode	-100			μΑ
Bus current during loss of Ground Bus_NO_GND Vs = 12V, 0 < Vsus < 18V -1 1 mA	Bus reverse current, recessive	IBUS_PAS_rec				20	μA
Transmitter dominant voltage V_BUSdom_DRV_1 Load = 40mA 1.2 V	Bus reverse current loss of battery	I _{BUS}	V _S = 0V, 0V < V _{BUS} < 18V			100	μΑ
Transmitter dominant voltage V_BUSdom_DRV_2 V_S = 6V, load = 1000Ω 0.6 V	Bus current during loss of Ground	IBUS_NO_GND	V _S = 12V, 0 < V _{BUS} < 18V	-1		1	mA
Transmitter dominant voltage VBUSdom_DRV_3 VS = 18V, load = 1000Ω 0.8 V	Transmitter dominant voltage	VBUSdom_DRV_1	Load = 40mA			1.2	V
PIN BUS – Receiver Receiver dominant voltage V _{BUSdom} 0.4 *V _S V Receiver recessive voltage V _{BUSrec} 0.6 *V _S V Center point of receiver threshold V _{BUS_CNT} V _{BUS_CNT} = (V _{BUSdom} + V _{BUSrec})/2 0.487 *V _S 0.5 *V _S 0.512 *V _S V PIN TXD, EN High level input voltage V _{Ih} Rising edge 0.7*V _{CC} V Low level input voltage V _{II} Falling edge 0.3*V _{CC} V TxD pull up current, high level I _{IH_TXD} V _{TxD} = 4V -125 -50 -25 μA TxD pull up current, low level I _{IL_TXD} V _{TxD} = 1V -500 -250 -100 μA EN pull down current, high level I _{IH_EN} V _{EN} = 4V, V _{CC} = 0V 50 125 250 μA	Transmitter dominant voltage	VBUSdom_DRV_2	$V_S = 6V$, load = 1000Ω	0.6			V
Receiver dominant voltage VBUSdom VBUSd	Transmitter dominant voltage	$V_{\text{BUSdom_DRV_3}}$	V_S = 18V, load = 1000 Ω	0.8			V
Receiver recessive voltage VBUSrec UBUScont VBUScont VB		PIN	I BUS – Receiver	_			
Center point of receiver threshold V_{BUS_CNT} $V_{BUS_CNT} = (V_{BUSdom} + V_{BUSrec})/2$ $0.487 *V_S$ $0.5 *V_S$ $0.512 *V_S$ V_S	Receiver dominant voltage	V _{BUSdom}		0.4 *Vs			V
Receiver hysteresis V_{HYS} $V_{BUS_CNTt} = (V_{BUSrec} - V_{BUSdom})$ $0.175 \\ *V_S$ $0.187 *V_S$ V	Receiver recessive voltage	V _{BUSrec}				0.6 *Vs	V
Receiver hysteresis V_{HYS} $V_{BUS_CNTt} = (V_{BUSrec} - V_{BUSdom})$ $*V_S$ 0.187 "V_S V_S PIN TXD, ENHigh level input voltage V_{ih} Rising edge 0.7^*V_{CC} V_S Low level input voltage V_{il} Falling edge 0.3^*V_{CC} V_S TxD pull up current, high level I_{IH_TXD} $V_{TxD} = 4V$ -125 -50 -25 μA TxD pull up current, low level I_{IL_TXD} $V_{TxD} = 1V$ -500 -250 -100 μA EN pull down current, high level I_{IH_EN} $V_{EN} = 4V$, $V_{CC} = 0V$ 50 125 250 μA	Center point of receiver threshold	V _{BUS_CNT}	$V_{BUS_CNT} = (V_{BUSdom} + V_{BUSrec})/2$	0.487 *Vs	0.5 *Vs	0.512 *V _S	V
High level input voltage V_{ih} Rising edge 0.7^*V_{CC} V Low level input voltage V_{il} Falling edge 0.3^*V_{CC} V TxD pull up current, high level I_{IH_TXD} $V_{TxD} = 4V$ -125 -50 -25 μA TxD pull up current, low level I_{IL_TXD} $V_{TxD} = 1V$ -500 -250 -100 μA EN pull down current, high level I_{IH_EN} $V_{EN} = 4V$, $V_{CC} = 0V$ 50 125 250 μA	Receiver hysteresis	V _{HYS}	V _{BUS_CNTt} = (V _{BUSrec} -V _{BUSdom})			0.187 *Vs	V
Low level input voltage V_{il} Falling edge $0.3*V_{CC}$ V TxD pull up current, high level I_{IH_TXD} $V_{TxD} = 4V$ -125 -50 -25 μA TxD pull up current, low level I_{IL_TXD} $V_{TxD} = 1V$ -500 -250 -100 μA EN pull down current, high level I_{IH_EN} $V_{EN} = 4V$, $V_{CC} = 0V$ 50 125 250 μA			PIN TXD, EN				
TxD pull up current, high level I_{IH_TXD} $V_{TxD} = 4V$ -125 -50 -25 μA TxD pull up current, low level I_{IL_TXD} $V_{TxD} = 1V$ -500 -250 -100 μA EN pull down current, high level I_{IH_EN} $V_{EN} = 4V$, $V_{CC} = 0V$ 50 125 250 μA	High level input voltage	V _{ih}	Rising edge			0.7*Vcc	V
TxD pull up current, low level I_{IL_TXD} $V_{TxD} = 1V$ -500 -250 -100 μA EN pull down current, high level I_{IH_EN} $V_{EN} = 4V$, $V_{CC} = 0V$ 50 125 250 μA	Low level input voltage	Vil	Falling edge	0.3*Vcc			V
TxD pull up current, low level I_{IL_TXD} $V_{TxD} = 1V$ -500 -250 -100 μA EN pull down current, high level I_{IH_EN} $V_{EN} = 4V$, $V_{CC} = 0V$ 50 125 250 μA	TxD pull up current, high level	I _{IH_TXD}	V _{TxD} = 4V	-125	-50	-25	μΑ
EN pull down current, high level I_{IH_EN} $V_{EN} = 4V$, $V_{CC} = 0V$ 50 125 250 μA	TxD pull up current, low level	I _{IL_TXD}			-250	-100	
	EN pull down current, high level						
	EN pull down current, low level	I _{IL_EH}	V _{EN} = 1V, Vcc = 0V	25	50	μA	



Enhanced SoloLIN Transceiver

Parameter	Symbol	Condition	Min	Тур	Max	Unit					
PIN RXD											
Low level output voltage	V_{ol_rxd}	I _{RxD} = 2mA			0.9	V					
Leakage Current	V _{leak_rxd}	V _{RxD} = 5.5V, recessive	-1		1	μΑ					
PIN INH											
On resistance INH	R _{on_INH} Normal or standby mode, V _{INH} = V _S -1V , V _S = 12V			20	50	Ω					
Leakage current INH	I _{INH_Ik}	EN = L ,V _{INH} = 0V	-5		5	μΑ					
	Th	ermal Protection									
Thermal shutdown	T _{sd} [1]		155		180	°C					
Thermal recovery	T _{hys} [1]		130		150	°C					

^[1] No production test, guaranteed by design and qualification





2.4 Dynamic Characteristics

Unless otherwise specified all values in the following table are valid for $V_{\rm S}$ = 6 to 18V and $T_{\rm AMB}$ = -40 to 125°C

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Propagation delay transmitter [1] [3]	t _{trans_pd}	Bus loads: $1K\Omega/1nF$, $660\Omega/6.8nF$, $500\Omega/10nF$			5	μs
Propagation delay transmitter symmetry [3]	t _{trans_sym}	Calculate t _{trans_pdf} - t _{trans_pdr}	-2		2	μs
Propagation delay receiver [1] [3]	t _{rec_pdf}	C _{RxD} = 25pF			6	μs
Propagation delay receiver symmetry [3]	t _{rec_sym}	Calculate t _{trans_pdf} - t _{trans_pdr}	-1.5		1.5	μs
Slew rate falling edge [2]	t _{SRF}	Bus load 1KΩ/1nF	-3	-2	-1	V/µs
Slew rate rising edge [2]	tsrr	Bus load 1KΩ/1nF	1	2	3	V/µs
Slope time, transition from recessive to dominant, low battery [4]	t _{sdom_LB}	$V_S = 6V \; ,$ Bus loads: $1K\Omega/1nF$, $660\Omega/6.8nF$, $500\Omega/10nF$			5.4	μs
Slope time, transition from dominant to recessive, low battery [4]	t _{srec_LB}	$V_S = 6V$, Bus load $500\Omega/10nF$			7.2	μs
Slope Symmetry, low battery	T _{ssym_LB}	Calculate t _{sdom} - t _{srec}	-7		+1	μs
Slope time, transition from recessive to dominant, high battery [4]	t _{sdom_HB}	V_S = 18V, Bus loads: 1KΩ/1nF, 660Ω/6.8nF, 500Ω/10nF			17.2	μs
Slope time, transition from dominant to recessive , high battery [4]	t _{srec_HB}	$V_S = 18V \; ,$ Bus loads: $1K\Omega/1nF$, $660\Omega/6.8nF$, $500\Omega/10nF$			17.2	μs
Slope Symmetry, high battery	t ssym_HB	Calculate t _{sdom} - t _{srec}	-5		+5	μs
Receiver debounce time [6] [1]	t _{rec_deb}	BUS rising & falling edge	1.5		4	μs
Wake-up filter time	t _{wu}	Sleep mode, BUS rising & falling edge	30		150	μs
EN - debounce time	ten_deb	Normal -> sleep mode transition	10	20	40	μs

Propagation delays are not relevant for LIN protocol transmission, value only information parameter

^[2] [3] [4] [5] [6] No production test, guaranteed by design and qualification See Figure 2 - Input / Output timing See Figure 8 - Slope time calculation See Figure 3 - Receiver debouncing



2.5 Timing Diagrams




Figure 2 - Input / Output timing




Figure 3 - Receiver debouncing






Figure 4 - Sleep mode and wake up procedure



2.6 Test Circuits for Dynamic and Static Characteristics




Figure 5 - Test circuit for dynamic characteristics




Figure 6 - Test circuit for automotive transients



3. Functional Description

3.1 Initialization

After power on, the chip enters automatically the V_{BAT} -standby mode. In this intermediate mode the INH output will become HIGH (V_S) and therefore the ECU - voltage regulator will provide the V_{CC} - supply. The transceiver will remain the V_{BAT}-standby mode until the controller sets it to normal operation (EN = High). Only in this mode bus communication is possible. The TH8082 switches itself in the V_{BAT}-standby mode if V_{CC} is missing or below the threshold.

3.2 Operating Modes

Via the EN pin it is possible to switch the TH8082 into different operating modes:

Normal Mode

The whole TH8082 is active. Switching to normal mode can only be done via the EN pin with EN=high.

Sleep Mode

The sleep mode (EN = LOW) can only be reached from normal mode and permits a very low power consumption because the transceiver and even the external voltage regulator will be disabled. If the $V_{\rm CC}$ has been switched off a wake-up request from the bus line (remote wake up) will cause the TH8082 to enter the $V_{\rm BAT}$ -standby mode ($V_{\rm CC}$ is present again) and sets the RxD output to low until the device enters the normal operation mode (active LOW interrupt at RxD). If the INH pin is not connected to the regulator or the inhibitable external regulator is not the one that provides the $V_{\rm CC}$ - supply, the normal mode is directly accessible by logic high on the EN pin. (wake up via mode change/local wake up)

In order to prevent an unintended wake-up caused by disturbances of the automotive environment incoming dominant signals from the bus have to exceed the wake-up delay time.

Thermal Shutdown Mode

If the junction temperature T_J is higher than 155°C, the TH8082 will be switched into the thermal shutdown mode. The impact of this mode is comparable with the sleep mode.

If T_J falls below the thermal shutdown temperature (typ. 140°C) the TH8082 will be switched to the previous state.

3.3 Mode control

EN	VCC	Comment	INH	RxD
0	0	V _{BAT} -standby , power on	Vs	0
0	1	$V_{\text{BAT}} ext{-standby}$, V_{CC} on	Vs	X
1	1	Normal mode	Vs	Vcc = recessive 0 = dominant
0	0	Sleep mode	floating	0
0	1	Sleep mode regulator not disabled directly switch to normal mode with EN = 1	floating	Vcc
0	0/1	Remote wake up request	Vs	0 - Active low wake up interrupt

Table 1 - Mode control



3.4 LIN BUS Transceiver

The transceiver consists a bus-driver (1.2V@40mA) with slew rate control, current limitation and as well in the receiver a high voltage comparator followed by a debouncing unit.

BUS Input/Output

The recessive BUS level is generated from the integrated 30k pull up resistor in serial with a diode This diode prevent the reverse current of V_{BUS} during differential voltage between VS and BUS ($V_{BUS} > V_S$). No additional termination resistor is necessary to use the TH8082 in LIN slave nodes. If this IC is used for LIN master nodes it is necessary that the BUS pin is terminated via a external $1k\Omega$ resistor in serial with a diode to VBAT or INH (See chapter 4.4 Short circuit to ground).

TxD Input

During transmission the data at the pin TxD will be transferred to the BUS driver for generating a BUS signal. To minimize the electromagnetic emission of the bus line, the BUS driver is equipped with an integrated slew rate control and wave shaping unit.

Transmitting will be interrupted in the following cases:

- Sleep mode
- Thermal Shutdown active
- V_{BAT} standby

The CMOS compatible input TxD controls directly the BUS level:

```
TxD = low -> BUS = low (dominant level)
TxD = high -> BUS = high (recessive level)
```

The TxD pin has an internal pull up resistor connected to VCC. This secures that an open TxD pin generates a recessive BUS level.

RxD Output

The data signals from the BUS pin will be transferred continuously to the pin RxD. Short spikes on the bus signal are suppressed by the implemented debouncing circuit.




Figure 7 - Receive impulse diagram



Enhanced SoloLIN Transceiver

The receive threshold values $V_{BUS_CNT_max}$ and $V_{BUS_CNT_min}$ are symmetrical to the centre voltage of 0.5^*V_S with a hysteresis of typ. 0.175^*V_S . Including all tolerances the LIN specific receive threshold values of 0.4^*V_S and 0.6^*V_S will be secure observed.

The received BUS signal will be output to the RxD pin:

```
BUS < V_{BUS\_CNT} - 0.5 * V_{HYS} \quad -> \quad RxD = low (BUS dominant) \\ BUS > V_{BUS\_CNT} + 0.5 * V_{HYS} \quad -> \quad RxD = high, floating (BUS recessive)
```

This pin is a buffered open drain output with a typical load of:

Resistance: 2.7 kOhm Capacitance: < 25 pF

EN-Pin

The TH8082 is switched into the sleep mode with a falling edge and into normal mode with a rising edge at the EN pin. The normal mode will be kept as long as EN = high (See Figure 4 – Sleep mode and wake up procedure for more details).

If the TH8082 is switched to sleep mode also a connected voltage regulator via the INH pin is switched off. The deactivation of TH8082 with EN = low can be done independent from the state of the bus-transceiver. The EN input is internal pulled down so that it is secured if this pin is not connected a low level will be applied.

Datarate

The TH8082 is a *constant slew rate* transceiver that means the bus driver operates with a fixed slew rate range of 1.0 V/ μ s $\leq \Delta V/\Delta T \leq 3V/\mu$ s. This principle secures a very good symmetry of the slope times between recessive to dominant and dominant to recessive slopes within the LIN bus load range (C_{BUS}, R_{term}). The TH8082 guarantees data rates up to 20kbit within the complete bus load range under worst case conditions. The constant slew rate principle is very robust against voltage drops and can operate with RC-oscillator systems with a clock tolerance up to $\pm 2\%$ between 2 nodes.



Enhanced SoloLIN Transceiver

Operating under Disturbance

4.1 Loss of battery

If the ECU is disconnected from the battery, the bus pin is in high impedance state. There is no impact to the bus traffic and to the ECU itself.

4.2 Loss of Ground

In case of an interrupted ECU ground connection there is no influence to the bus line.

4.3 Short circuit to battery

The transmitter output current is limited to the specified value in case of short circuit to battery in order to protect the TH8082 itself against high current densities .

4.4 Short circuit to ground

If the bus line is shorted to negative shifted ground levels, there is no current flow from the ECU ground to the bus and no distortion of the bus traffic occurs.

The permanent failure current from battery to ground can be reduced dramatically by using the INH pin as termination pin for the master pull up (See Figure 9 - Application Circuitry).

If the controller detects a short circuit of the bus to ground (RxD timeout) the transceiver can be set into sleep mode. The INH pin is floating and in this case the master pull up resistor is disconnected from the bus line. Additionally the internal slave termination resistor is switched off and only a high impedance termination is applied to the bus (typ. 75μA). The failure current of the hole system can be reduced by at least ten times to prevent a fast discharge of the car battery. If the failure disappears, the bus level will become recessive again and will wake up the system even if no local wake up is present or possible.

4.5 Thermal overload

The TH8082 is protected against thermal overloads. If the chip temperature exceeds the specified value, the transmitter is switched off until thermal recovery. The receiver is still working while thermal shutdown.

4.6 Undervoltage Vcc

If the ECU regulated supply voltage is missing or decreases under the specified value, the transmitter is switched off to prevent undefined bus traffic.



5. Application Hints

5.1 LIN System Parameter

5.1.1. Bus loading requirements

Parameter	Symbol	Min	Тур	Max	Unit
Operating voltage range	V _{BAT}	8		18	V
Voltage drop of reverse protection diode	V _{Drop_rev}	0.4	0.7	1	V
Voltage drop at the serial diode in pull up path	V _{SerDiode}	0.4	0.7	1	V
Battery shift voltage	V _{Shift_BAT}	0		0.1	V _{BAT}
Ground shift voltage	V _{Shift_GND}	0		0.1	V _{BAT}
Master termination resistor	R _{master}	900	1000	1100	Ω
Slave termination resistor	R _{slave}	20	30	60	kΩ
Number of system nodes	N	2		16	
Total length of bus line	LEN _{BUS}			40	m
Line capacitance	C _{LINE}		100	150	pF/m
Capacitance of master node	C _{Master}		220		pF
Capacitance of slave node	C _{Slave}		220	250	pF
Total capacitance of the bus including slave and master capacitance	C _{BUS}	0.47	4	10	nF
Network Total Resistance	R _{Network}	500		862	Ω
Time constant of overall system	τ	1		5	μs

Table 2 - Bus loading requirements

5.1.2. Recommendations for system design

The goal of the LIN physical layer standard is to be universal valid definition of the LIN system for plug &play solutions in LIN networks up to 20kbd bus speed.

In case of small and medium LIN networks no problems occurring. It's recommended to adjust the total network capacitance to at least 4nF for good EMC and EMI behavior. This can be done by adapting only the master node capacitance. The slave node capacitance should have a unit load of typically 220pF for good EMC/EMI behavior.

In large networks with long bus lines and the maximum number of nodes some system parameters can exceed the defined limits and an intervention of the LIN system designer is required.

The whole capacitance of a slave node is not only the unit load capacitor itself. Additionally there is a capacitance of wires and connectors and the internal capacitance of the LIN transmitter. This internal capacitance is strongly dependent from the technology of the IC manufacturer and should be in the range of 30 to 150pF. If the bus lines have a total length of nearly 40m, the total bus capacitance can exceed 10nF.

A second reason for exceeding these limits is the tolerance of the integrated slave termination resistor. If most of the slave nodes have a slave termination resistance near by the allowed maximum of $60k\Omega$, the total



January 2003

Rev 004

Enhanced SoloLIN Transceiver

network resistance is more than 700Ω . Even if the total network capacitance is below or equal to the maximum specified value of 10nF, the network time constant is higher than $7\mu s!$

This problem can be removed only by adapting the master termination resistor to realize the required maximum network time constant of $5\mu s$.

The LIN output driver of the TH8082 provides a higher driving capability than necessary within the LIN standard (40mA @ 1.2V). With this driver stage the system designer have more degrees of freedom in case of maximum LIN networks with a total network capacitance of more than 10nF. The total network resistance can be decreased to:

$$R_{tl_min}$$
 = ($V_{Bat_max} - V_{BUSdom}$) / I_{BUS_max} = (18V -1.2V) / 40mA = 420 Ω

Note:

The adaptation of the network time constant is necessary in large networks (Master resistance) and also in small networks (master capacitance).

The intervention in the LIN network has only to be done in the master ECU! The limits of the system have to be known by the system designer and shouldn't have any influence to the LIN physical layer.

The TH8082 meets the requirements for implementation in RC-based slave nodes (oscillator tolerance <2% at baudrate 20Kbit/s)under all worst case conditions in V_{BAT} or ground shift, operating voltage and load conditions, and independent from the method of reverse polarity protection.

5.2 Min/max slope time calculation




Figure 8 - Slope time calculation

The slew rate of the bus voltage is measured between 40% and 60% of the output voltage swing (linear region). The output voltage swing is the difference between dominant and recessive bus voltage.

$$dV/dt = 0.2*V_{swing} / (t_{40\%} - t_{60\%})$$

The slope time is the extension of the slew rate tangent until the upper and lower voltage swing limits:

$$t_{\text{slope}} = 5 * (t_{40\%} - t_{60\%})$$

The slope time of the recessive to dominant edge is directly determined by the slew rate control of the transmitter:

$$t_{slope} = V_{swing} / dV/dt$$

The dominant to recessive edge is influenced from the network time constant and the slew rate control, because it's a passive edge. In case of low battery voltages and high bus loads the rising edge is only determined by the network. If the rising edge slew rate exceeds the value of the dominant one, the slew rate control determines the rising edge.



5.3 Application Circuitry




Figure 9 - Application Circuitry



6. Pin Description





Figure 10 - Pin description SOIC8 package

Pin	Name	Ю-Тур	Description
1	RXD	0	Receive data from BUS to core, LOW in dominant state
2	EN	I	Enables the normal operation mode when HIGH
3	VCC	Р	5V supply input
4	TXD	I	Transmit data from core to BUS, LOW in dominant state
5	GND	G	Ground
6	BUS	I/O	LIN bus pin, LOW in dominant state
7	VS	Р	Battery input voltage
8	INH	0	Control output for voltage regulator, termination pin for master pull up



7. Mechanical Specification SOIC8



Small Outline Integrated Circiut (SOIC), SOIC 8, 150 mil

	A1	В	С	D	E	е	Н	h	L	Α	α	ZD	A2
All Dimension in mm, coplanarity < 0.1 mm													
min max	0.10 0.25	0.36 0.46	0.19 0.25	4.80 4.98	3.81 3.99	1.27	5.80 6.20	0.25 0.50	0.41 1.27	1.52 1.72	0° 8°	0.53	1.37 1.57
All Dimension	n in inch,	coplanar	ity < 0.00	4"									
min max	0.004 0.0098	0.014 0.018	0.0075 0.0098	0.189 0.196	0.150 0.157	0.050	0.2284 0.244	0.0099 0.0198	0.016 0.050	0.060 0.068	0° 8°	0.021	0.054 0.062



8. ESD/EMC Remarks

8.1 General Remarks

Electronic semiconductor products are sensitive to Electro Static Discharge (ESD). Always observe Electro Static Discharge control procedures whenever handling semiconductor products.

8.2 ESD-Test

The TH8082 is tested according MIL883D (human body model).

8.3 EMC

The test on EMC impacts is done according to ISO 7637-1 for power supply pins and ISO 7637-3 for data-and signal pins.

Power Supply pin VS:

Testpulse	Condition	Duration
1	$t_1 = 5 \text{ s / } U_S = -100 \text{ V / } t_D = 2 \text{ ms}$	5000 pulses
2	$t_1 = 0.5 \text{ s} / U_S = 100 \text{ V} / t_D = 0.05 \text{ ms}$	5000 pulses
3a/b	$U_S = -150 \text{ V/ } U_S = 100 \text{ V}$ burst 100ns / 10 ms / 90 ms break	1h
5	R_i = 0.5 Ω , t_D = 400 ms t_r = 0.1 ms / U_P + U_S = 40 V	10 pulses every 1min

Data- and signal pins EN, BUS:

Testpulse	Condition	Duration
1	$t_1 = 5 \text{ s / } U_S = -100 \text{ V / } t_D = 2 \text{ ms}$	1000 pulses
2	$t_1 = 0.5 \text{ s} / U_S = 100 \text{ V} / t_D = 0.05 \text{ ms}$	1000 pulses
3a/b	U _S = -150 V/ U _S = 100 V burst 100ns / 10 ms / 90 ms break	1000 burst



Enhanced SoloLIN Transceiver

9. Reliability Information

Melexis devices are classified and qualified regarding suitability for infrared, vapor phase and wave soldering with usual (63/37 SnPb-) solder (melting point at 183degC). The following test methods are applied:

- IPC/JEDEC J-STD-020A (issue April 1999)
 Moisture/Reflow Sensitivity Classification For Nonhermetic Solid State Surface Mount Devices
- CECC00802 (issue 1994)
 Standard Method For The Specification of Surface Mounting Components (SMDs) of Assessed Quality
- MIL 883 Method 2003 / JEDEC-STD-22 Test Method B102 Solderability

For all soldering technologies deviating from above mentioned standard conditions (regarding peak temperature, temperature gradient, temperature profile etc) additional classification and qualification tests have to be agreed upon with Melexis.

The application of Wave Soldering for SMD's is allowed only after consulting Melexis regarding assurance of adhesive strength between device and board.

For more information on manufacturability/solderability see quality page at our website: http://www.melexis.com/

10. Disclaimer

Devices sold by Melexis are covered by the warranty and patent indemnification provisions appearing in its Term of Sale. Melexis makes no warranty, express, statutory, implied, or by description regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. Melexis reserves the right to change specifications and prices at any time and without notice. Therefore, prior to designing this product into a system, it is necessary to check with Melexis for current information. This product is intended for use in normal commercial applications. Applications requiring extended temperature range, unusual environmental requirements, or high reliability applications, such as military, medical life-support or life-sustaining equipment are specifically not recommended without additional processing by Melexis for each application.

The information furnished by Melexis is believed to be correct and accurate. However, Melexis shall not be liable to recipient or any third party for any damages, including but not limited to personal injury, property damage, loss of profits, loss of use, interrupt of business or indirect, special incidental or consequential damages, of any kind, in connection with or arising out of the furnishing, performance or use of the technical data herein. No obligation or liability to recipient or any third party shall arise or flow out of Melexis' rendering of technical or other services.

© 2002 Melexis NV. All rights reserved.



Enhanced SoloLIN Transceiver

Your notes

For the latest version of this document. Go to our website at www.melexis.com

Or for additional information contact Melexis Direct:

Europe and Japan:
Phone: +32 1367 0495
E-mail: sales_europe@melexis.com

All other locations:
Phone: +1 603 223 2362
E-mail: sales_usa@melexis.com

QS9000, VDA6.1 and ISO14001 Certified