

Features

- \Box Operating voltage V_S = 6 to 18 V
- □ Low current consumption of typ. 24µA
- LIN-Bus Transceiver:
 - Slew rate control for good EMC behavior
 - Fully integrated receiver filter
 - o BUS input voltage -27V to 40V
 - o Integrated termination resistor for LIN slave nodes (30k Ω)
 - Baud rate up to 20 kBaud
 - Compatible to LIN Specification 1.3
- Compatible to ISO9141 functions
- High EMI immunity
- **D** Bus terminals proof against short-circuits and transients in the automotive environment
- □ Thermal overload protection
- □ High signal symmetry for using in RC based slave nodes up to 2% clock tolerance
- \Box ±4kV ESD protection at Bus pin

Ordering Information		
Part No.	Temperature Range	Package
TH8080	K (-40 to 125 °C)	DC (SOIC8)

General Description

The TH8080 is a physical layer device for a single wire data link capable of operating in applications where high data rate is not required and a lower data rate can achieve cost reductions in both the physical media components and in the microprocessor which use the network. The TH8080 is designed in accordance to the physical layer definition of the LIN Protocol Specification, Rev. 1.3.The IC furthermore can be used in ISO9141 systems.

Because of the very low current consumption of the TH8080 in recessive state it's suitable for ECU applications with hard standby current requirements, whereby no sleep/wake up control from the microprocessor is necessary.



Contents

1.	Fun	Functional Diagram 4						
2.	Eleo	ctrical Specification	. 5					
2	.1	Operating Conditions	5					
	.2	Absolute Maximum Ratings						
	.3	Static Characteristics						
	.4	Dynamic Characteristics						
	.5	Timing Diagrams						
	2.6	Test Circuits for Dynamic and Static Characteristics						
3.	Fun	ctional Description	10					
3	8.1	Initialization	10					
-	.2	Operating Modes						
-	.3	LIN BUS Transceiver						
0	.0		10					
4.	Оре	erating under Disturbance	12					
4	.1	Loss of battery	12					
	.2	Loss of Ground						
-	.3	Short circuit to battery						
	.4	Short circuit to ground						
	.5	Thermal overload						
	.6	Undervoltage Vcc						
5.	Apr	lication Hints	13					
	••							
5	5.1	LIN System Parameter						
	5.1.							
_	5.1.							
-	5.2	Min/max slope time calculation						
5	5.3	Application Circuitry	16					
6.	Pin	Description	17					
7.	Med	chanical Specification SOIC8	18					
8.	FSI	D/EMC Remarks	19					
-								
-	8.1	General Remarks						
-	8.2	ESD-Test	-					
8	.3	EMC	19					
9.	Reli	ability Information	20					
10.	D	isclaimer	20					





List of Figures

Figure 1 - Block Diagram	4
Figure 2 - Input / Output timing	8
Figure 3 – Receiver debouncing	8
Figure 5 - Test circuit for dynamic characteristics	9
Figure 6 - Test circuit for automotive transients	9
Figure 7 - Receive impulse diagram1	1
Figure 8 - Slope time calculation1	5
Figure 9 - Application Circuitry1	6
Figure 10 - Pin description SOIC8 package1	7



1. Functional Diagram




Figure 1 - Block Diagram



2. Electrical Specification

All voltages are referenced to ground (GND). Positive currents flow into the IC.

The absolute maximum ratings (in accordance with IEC 134) given in the table below are limiting values that do not lead to a permanent damage of the device but exceeding any of these limits may do so. Long term exposure to limiting values may effect the reliability of the device.

2.1 Operating Conditions

Parameter	Symbol	Min	Мах	Unit
Battery supply voltage [1]	Vs	6	18	V
Supply voltage	Vcc	4.5	5.5	V
Operating ambient temperature	T _{amb}	-40	+125	°C

[1] Vs is the IC supply voltage including voltage drop of reverse battery protection diode, $V_{DROP} = 0.4$ to 1V, V_{BAT_ECU} voltage range is 7 to 18V

2.2 Absolute Maximum Ratings

Parameter	Symbol	Condition	Min	Max	Unit
Battery Supply Voltage	Vs	t < 1 min	-0.3	30	V
	VS	Load dump, t < 500ms	0.0	40	v
Supply Voltage	Vcc		-0.3	+7	V
Transient supply voltage	V _{S.tr1}	ISO 7637/1 pulse 1 ^[1]	-150		V
Transient supply voltage	V _{Str2}	ISO 7637/1 pulses 2 ^[1]		100	V
Transient supply voltage	V _{Str} 3	ISO 7637/1 pulses 3A, 3B	-150	150	V
BUS voltage	V _{BUS}	t < 500ms , Vs = 18V	-27	40	V
DOS Voltage	A RO2	t < 500ms ,Vs = 0V	-40	40	v
Transient bus voltage	V _{BUStr1}	ISO 7637/1 pulse 1 ^[2]	-150		V
Transient bus voltage	V _{BUS.tr2}	ISO 7637/1 pulses 2 ^[2]		100	V
Transient bus voltage	V _{BUS.tr} 3	ISO 7637/1 pulses 3A, 3B ^[2]	-150	150	V
DC voltage on pins TxD, RxD	VDC		-0.3	7	V
ESD capability of any pin	ESDHB	Human body model, equivalent to discharge 100pF with 1.5kΩ,	-4	4	kV
Maximum latch - up free current at any Pin	ILATCH		-500	500	mA
Maximum power dissipation	Ptot	At T _{amb} = 125 °C		197	mW
Thermal impedance	Θ_{JA}	in free air		152	K/W
Storage temperature	T _{stg}		-55	+150	°C
Junction temperature	T _{vj}		-40	+150	°C

^[1] [2]

ISO 7637 test pulses are applied to VS via a reverse polarity diode and >2uF blocking capacitor .

ISO 7637 test pulses are applied to BUS via a coupling capacitance of 1 nF.



2.3 Static Characteristics

Unless otherwise specified all values in the following tables are valid for V_s = 6 to 18V, V_{CC} = 4.5 to 5.5V and T_{AMB} = -40 to 125°C. All voltages are referenced to ground (GND), positive currents are flow into the IC.

Parameter	Symbol	Condition	Min	Тур	Max	Unit
	-	PIN VS, VCC	<u>1</u>	<u></u>	<u>1</u>	-
Vcc undervoltage lockout	Vcc_uv	EN=H, TxD=L	2.75		4.3	V
Supply current, dominant	I _{Sd}	Vs = 18V,Vcc = 5.5V, TxD = L			3	mA
Supply current, dominant	lccd	Vs = 18V,Vcc = 5.5V, TxD = L			1	mA
Supply current, recessive	I _{Sr} V _S = 18V,V _{CC} = 5.5V,TxD=open			10	20	μA
Supply current, recessive	Iccr	Vs = 18V,Vcc = 5.5V,TxD=open		18	30	μA
Supply current, recessive	I _{Sr +} I _{CCr}	V_S = 12V, V_{CC} = 5V, TxD=open, T _{amb} = 25°		24		μA
-	PIN	BUS – Transmitter				
Short circuit bus current	I _{BUS_LIM}	V_{BUS} = V_S , driver on		120	200	mA
Pull up current bus	IBUS_PU	V_{BUS} = 0, V_{S} = 12V, driver off	-1			mA
Bus reverse current, recessive	IBUS_PAS_rec	$V_{BUS} > V_{S}$, $8V < V_{BUS} < 18V$ $8V < V_{S} < 18V$, driver off			20	μA
Bus reverse current loss of battery	ent loss of battery I _{BUS} V _S = 0V, 0V < V _{BUS} < 18V				100	μA
Bus current during loss of Ground	IBUS_NO_GND	$V_{\rm S}$ = 12V, 0 < $V_{\rm BUS}$ < 18V	-1		1	mA
Transmitter dominant voltage	$V_{\text{BUSdom}_\text{DRV}_1}$	Load = 40mA			1.2	V
Transmitter dominant voltage	$V_{\text{BUSdom}_\text{DRV}_2}$	$V_{\rm S}$ = 6V, load = 1000 Ω	0.6			V
Transmitter dominant voltage	$V_{\text{BUSdom}_\text{DRV}_3}$	$V_{\rm S}$ = 18V, load = 1000 Ω	0.8			V
	PIN	I BUS – Receiver				
Receiver dominant voltage	VBUSdom		0.4 *Vs			V
Receiver recessive voltage	VBUSrec				0.6 *Vs	V
Center point of receiver threshold	VBUS_CNT	V _{BUS_CNT} = (V _{BUSdom} + V _{BUSrec})/2	0.487 *Vs	0.5 *Vs	0.512 *Vs	V
Receiver hysteresis	V _{HYS}	$V_{BUS_{CNTt}} = (V_{BUS_{rec}} - V_{BUS_{dom}})$		0.175 *Vs	0.187 *Vs	V
	-	PIN TXD	-	-	-	-
High level input voltage	V _{ih}	Rising edge			0.7*V _{CC}	V
Low level input voltage	V _{il}	Falling edge 0.3*Vcc				V
TxD pull up current, high level	I _{IH_TXD}	V _{TxD} = 4V	-125	-50	-25	μA
TxD pull up current, low level	IIL_TXD	V _{TxD} = 1V	-500	-250	-100	μA
		PIN RXD	I	<u> </u>	I	
Low level output voltage	V _{ol_rxd}	I _{RxD} = 2mA			0.9	V
Leakage Current	V _{leak_rxd}	V _{RxD} = 5.5V, recessive	-1		1	μA



Parameter	Symbol	Condition	Min	Тур	Max	Unit
	The	ermal Protection				
Thermal shutdown	T _{sd} ^[1]		155		180	°C
Thermal recovery	T _{hys} [1]		130		150	°C

[1] No production test, guaranteed by design and qualification

2.4 Dynamic Characteristics

Unless otherwise specified all values in the following table are valid for $V_S = 6$ to 18V and $T_{AMB} = -40$ to $125^{\circ}C$

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Propagation delay transmitter ^{[1] [3]}	t _{trans_pd}	Bus loads: 1KΩ/1nF, 660Ω/6.8nF, 500Ω/10nF			5	μs
Propagation delay transmitter symmetry [3]	t _{trans_sym}	Calculate ttrans_pdf - ttrans_pdr	-2		2	μs
Propagation delay receiver [1] [3]	t _{rec_pdf}	C _{RxD} = 25pF			6	μs
Propagation delay receiver symmetry [3]	t _{rec_sym}	Calculate ttrans_pdf - ttrans_pdr	-1.5		1.5	μs
Slew rate falling edge [2]	tsrf	Bus load 1KΩ/1nF	-3	-2	-1	V/µs
Slew rate rising edge [2]	t _{SRR}	Bus load 1KΩ/1nF	1	2	3	V/µs
Slope time, transition from recessive to dominant, low battery ^[4]	t _{sdom_LB}	V _S = 6V , Bus loads: 1KΩ/1nF, 660Ω/6.8nF, 500Ω/10nF			5.4	μs
Slope time, transition from dominant to recessive, low battery ^[4]	t _{srec_LB}	V_{S} = 6V, Bus load 500 Ω /10nF			7.2	μs
Slope Symmetry, low battery	T _{ssym_LB}	Calculate $t_{sdom} - t_{srec}$	-7		+1	μs
Slope time, transition from recessive to dominant, high battery ^[4]	t _{sdom_HB}	Vs = 18V, Bus loads: 1KΩ/1nF, 660Ω/6.8nF, 500Ω/10nF			17.2	μs
Slope time, transition from dominant to recessive , high battery ^[4]	t _{srec_HB}	V _S = 18V , Bus loads: 1KΩ/1nF, 660Ω/6.8nF, 500Ω/10nF			17.2	μs
Slope Symmetry, high battery	tHB	Calculate t _{sdom} – t _{srec}	-5		+5	μs
Receiver debounce time ^{[5] [1]}	t _{rec_deb}	BUS rising & falling edge	1.5		4	μs

Propagation delays are not relevant for LIN protocol transmission, value only information parameter [1] [2] [3] [4]

No production test, guaranteed by design and qualification See Figure 2 - Input / Output timing See Figure 7 - Slope time calculation

^[5] See Figure 3 – Receiver debouncing



2.5 Timing Diagrams




Figure 2 - Input / Output timing




Figure 3 – Receiver debouncing



2.6 Test Circuits for Dynamic and Static Characteristics




Figure 4 - Test circuit for dynamic characteristics




Figure 5 - Test circuit for automotive transients



3. Functional Description

3.1 Initialization

After *power on,* the chip enters automatically the recessive state. If the voltage regulator provides the V_{CC} – supply voltage, normal communication is possible.

3.2 Operating Modes

All operation modes will be handled from the TH8080 automatically

Normal Mode

After power on, the IC switches automatically to normal mode. Bus communication is possible. If there is no communication on the bus line the power consumption of the IC is very low and therefore it is no standby management from the MCU necessary.

Thermal Shutdown Mode

If the junction temperature T_J is higher than 155°C, the TH8080 will be switched into the thermal shutdown mode (bus driver will be switched off).

If T_J falls below the thermal shutdown temperature (typ. 140°C) the TH8080 will be switched to the normal mode.

3.3 LIN BUS Transceiver

The transceiver consists a bus-driver (1.2V@40mA) with slew rate control, current limitation and as well in the receiver a high voltage comparator followed by a debouncing unit.

BUS Input/Output

The recessive BUS level is generated from the integrated 30k pull up resistor in serial with a diode This diode prevent the reverse current of V_{BUS} during differential voltage between VS and BUS (V_{BUS} > V_S). No additional termination resistor is necessary to use the TH8080 in LIN slave nodes. If this IC is used for LIN master nodes it is necessary that the BUS pin is terminated via a external 1k Ω resistor in serial with a diode to VBAT.

TxD Input

During transmission the data at the pin TxD will be transferred to the BUS driver for generating a BUS signal. To minimize the electromagnetic emission of the bus line, the BUS driver is equipped with an integrated slew rate control and wave shaping unit.

Transmitting will be interrupted if thermal shutdown is active.

The CMOS compatible input TxD controls directly the BUS level:

TxD = low	->	BUS = low (dominant level)
TxD = high	->	BUS = high (recessive level)

The TxD pin has an internal pull up resistor connected to VCC. This secures that an open TxD pin generates a recessive BUS level.



RxD Output

The data signals from the BUS pin will be transferred continuously to the pin RxD. Short spikes on the bus signal are suppressed by the implemented debouncing circuit.




Figure 6 - Receive impulse diagram

The receive threshold values $V_{BUS_CNT_max}$ and $V_{BUS_CNT_min}$ are symmetrical to the centre voltage of 0.5^*V_S with a hysteresis of typ. 0.175^*V_S . Including all tolerances the LIN specific receive threshold values of 0.4^*V_S and 0.6^*V_S will be secure observed.

The received BUS signal will be output to the RxD pin:

$BUS < V_{BUS CNT} - 0.5 * V_{HYS}$	->	RxD = low (BUS dominant)
$BUS > V_{BUS_{CNT}} + 0.5 * V_{HYS}$	->	RxD = high, floating (BUS recessive)

This pin is a buffered open drain output with a typical load of: Resistance: 2.7 kOhm Capacitance: < 25 pF

Datarate

The TH8080 is a **constant slew rate** transceiver that means the bus driver operates with a fixed slew rate range of 1.0 V/ μ s $\leq \Delta V/\Delta T \leq 3$ V/ μ s. This principle secures a very good symmetry of the slope times between recessive to dominant and dominant to recessive slopes within the LIN bus load range (C_{BUS}, R_{term}). The TH8080 guarantees data rates up to 20kbit within the complete bus load range under worst case conditions. The constant slew rate principle is very robust against voltage drops and can operate with RC-oscillator systems with a clock tolerance up to ±2% between 2 nodes.



4. Operating under Disturbance

4.1 Loss of battery

If the ECU is disconnected from the battery, the bus pin is in high impedance state. There is no impact to the bus traffic and to the ECU itself.

4.2 Loss of Ground

In case of an interrupted ECU ground connection there is no influence to the bus line.

4.3 Short circuit to battery

The transmitter output current is limited to the specified value in case of short circuit to battery in order to protect the TH8080 itself against high current densities .

4.4 Short circuit to ground

If the bus line is shorted to negative shifted ground levels, there is no current flow from the ECU ground to the bus and no distortion of the bus traffic occurs.

4.5 Thermal overload

The TH8080 is protected against thermal overloads. If the chip temperature exceeds the specified value, the transmitter is switched off until thermal recovery. The receiver is still working while thermal shutdown.

4.6 Undervoltage Vcc

If the ECU regulated supply voltage is missing or decreases under the specified value, the transmitter is switched off to prevent undefined bus traffic.



5. Application Hints

5.1 LIN System Parameter

5.1.1. Bus loading requirements

Parameter	Symbol	Min	Тур	Мах	Unit
Operating voltage range	VBAT	8		18	V
Voltage drop of reverse protection diode	V _{Drop_rev}	0.4	0.7	1	V
Voltage drop at the serial diode in pull up path	VSerDiode	0.4	0.7	1	V
Battery shift voltage	$V_{\text{Shift}_\text{BAT}}$	0		0.1	V _{BAT}
Ground shift voltage	VShift_GND	0		0.1	VBAT
Master termination resistor	R _{master}	900	1000	1100	Ω
Slave termination resistor	R _{slave}	20	30	60	kΩ
Number of system nodes	Ν	2		16	
Total length of bus line	LENBUS			40	m
Line capacitance	CLINE		100	150	pF/m
Capacitance of master node	C _{Master}		220		pF
Capacitance of slave node	C _{Slave}		220	250	pF
Total capacitance of the bus including slave and master capacitance	CBUS	0.47	4	10	nF
Network Total Resistance	RNetwork	500		862	Ω
Time constant of overall system	τ	1		5	μs

Table 1 - Bus loading requirements

5.1.2. Recommendations for system design

The goal of the LIN physical layer standard is to be universal valid definition of the LIN system for plug &play solutions in LIN networks up to 20kbd bus speed.

In case of small and medium LIN networks no problems occurring. It's recommended to adjust the total network capacitance to at least 4nF for good EMC and EMI behavior. This can be done by adapting only the master node capacitance. The slave node capacitance should have a unit load of typically 220pF for good EMC/EMI behavior.

In large networks with long bus lines and the maximum number of nodes some system parameters can exceed the defined limits and an intervention of the LIN system designer is required.

The whole capacitance of a slave node is not only the unit load capacitor itself. Additionally there is a capacitance of wires and connectors and the internal capacitance of the LIN transmitter. This internal capacitance is strongly dependent from the technology of the IC manufacturer and should be in the range of 30 to 150pF. If the bus lines have a total length of nearly 40m, the total bus capacitance can exceed 10nF.

A second reason for exceeding these limits is the tolerance of the integrated slave termination resistor. If most of the slave nodes have a slave termination resistance near by the allowed maximum of $60k\Omega$, the total



network resistance is more than 700Ω . Even if the total network capacitance is below or equal to the maximum specified value of 10nF, the network time constant is higher than 7μ s!

This problem can be removed only by adapting the master termination resistor to realize the required maximum network time constant of 5µs.

The LIN output driver of the TH8080 provides a higher driving capability than necessary within the LIN standard (40mA @ 1.2V). With this driver stage the system designer have more degrees of freedom in case of maximum LIN networks with a total network capacitance of more than 10nF. The total network resistance can be decreased to:

 $R_{tl min} = (V_{Bat max} - V_{BUSdom}) / I_{BUS max} = (18V - 1.2V) / 40mA = 420\Omega$

Note:

The adaptation of the network time constant is necessary in large networks (Master resistance) and also in small networks (master capacitance).

The intervention in the LIN network has only to be done in the master ECU! The limits of the system have to be known by the system designer and shouldn't have any influence to the LIN physical layer.

The TH8080 meets the requirements for implementation in RC-based slave nodes (oscillator tolerance <2% at baudrate 20Kbit/s)under all worst case conditions in V_{BAT} or ground shift, operating voltage and load conditions, and independent from the method of reverse polarity protection.



5.2 Min/max slope time calculation




Figure 7 - Slope time calculation

The slew rate of the bus voltage is measured between 40% and 60% of the output voltage swing (linear region). The output voltage swing is the difference between dominant and recessive bus voltage.

$$dV/dt = 0.2*V_{swing} / (t_{40\%} - t_{60\%})$$

The slope time is the extension of the slew rate tangent until the upper and lower voltage swing limits:

$$t_{slope} = 5 * (t_{40\%} - t_{60\%})$$

The slope time of the recessive to dominant edge is directly determined by the slew rate control of the transmitter:

$$t_{slope} = V_{swing} / dV/dt$$

The dominant to recessive edge is influenced from the network time constant and the slew rate control, because it's a passive edge. In case of low battery voltages and high bus loads the rising edge is only determined by the network. If the rising edge slew rate exceeds the value of the dominant one, the slew rate control determines the rising edge.



5.3 Application Circuitry




Figure 8 - Application Circuitry



6. Pin Description





Figure 9 - Pin description SOIC8 package

Pin	Name	Ю-Тур	Description
1	RXD	0	Receive data from BUS to core, LOW in dominant state
2	N.C.		
3	VCC	Р	5V supply input
4	TXD	I	Transmit data from core to BUS, LOW in dominant state
5	GND	G	Ground
6	BUS	I/O	LIN bus pin, LOW in dominant state
7	VS	Р	Battery input voltage
8	N.C.		



7. Mechanical Specification SOIC8



Small Outline Integrated Circiut (SOIC),	SOIC 8,	150 mil
--	---------	---------

	A1	В	С	D	Е	е	Н	h	L	Α	α	ZD	A2
All Dimension in mm, coplanarity < 0.1 mm													
min max	0.10 0.25	0.36 0.46	0.19 0.25	4.80 4.98	3.81 3.99	1.27	5.80 6.20	0.25 0.50	0.41 1.27	1.52 1.72	0° 8°	0.53	1.37 1.57
All Dimension in inch, coplanarity < 0.004"													
min max	0.004 0.0098	0.014 0.018	0.0075 0.0098	0.189 0.196	0.150 0.157	0.050	0.2284 0.244	0.0099 0.0198	0.016 0.050	0.060 0.068	0° 8°	0.021	0.054 0.062



8. ESD/EMC Remarks

8.1 General Remarks

Electronic semiconductor products are sensitive to Electro Static Discharge (ESD). Always observe Electro Static Discharge control procedures whenever handling semiconductor products.

8.2 ESD-Test

The TH8080 is tested according MIL883D (human body model).

8.3 EMC

The test on EMC impacts is done according to ISO 7637-1 for power supply pins and ISO 7637-3 for dataand signal pins.

Power Supply pin VS:

Testpulse	Condition	Duration
1	$t_1 = 5 \text{ s} / U_s = -100 \text{ V} / t_D = 2 \text{ ms}$	5000 pulses
2	t_1 = 0.5 s / $U_{\rm S}$ = 100 V / $t_{\rm D}$ = 0.05 ms	5000 pulses
3a/b	U _s = -150 V/ U _s = 100 V burst 100ns / 10 ms / 90 ms break	1h
5	$R_i = 0.5 \Omega, t_D = 400 ms$ $t_r = 0.1 ms / U_P + U_S = 40 V$	10 pulses every 1min

Data- and signal pins BUS:

Testpulse	Condition	Duration
1	$t_1 = 5 \text{ s} / U_S = -100 \text{ V} / t_D = 2 \text{ ms}$	1000 pulses
2	t_1 = 0.5 s / U _S = 100 V / t_D = 0.05 ms	1000 pulses
3a/b	U _s = -150 V/ U _s = 100 V burst 100ns / 10 ms / 90 ms break	1000 burst



9. Reliability Information

Melexis devices are classified and qualified regarding suitability for infrared, vapor phase and wave soldering with usual (63/37 SnPb-) solder (melting point at 183degC). The following test methods are applied:

- IPC/JEDEC J-STD-020A (issue April 1999)

- Moisture/Reflow Sensitivity Classification For Nonhermetic Solid State Surface Mount Devices - CECC00802 (issue 1994)
- Standard Method For The Specification of Surface Mounting Components (SMDs) of Assessed Quality
- MIL 883 Method 2003 / JEDEC-STD-22 Test Method B102 Solderability

For all soldering technologies deviating from above mentioned standard conditions (regarding peak temperature, temperature gradient, temperature profile etc) additional classification and qualification tests have to be agreed upon with Melexis.

The application of Wave Soldering for SMD's is allowed only after consulting Melexis regarding assurance of adhesive strength between device and board.

For more information on manufacturability/solderability see quality page at our website: <u>http://www.melexis.com/</u>

10. Disclaimer

Devices sold by Melexis are covered by the warranty and patent indemnification provisions appearing in its Term of Sale. Melexis makes no warranty, express, statutory, implied, or by description regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. Melexis reserves the right to change specifications and prices at any time and without notice. Therefore, prior to designing this product into a system, it is necessary to check with Melexis for current information. This product is intended for use in normal commercial applications. Applications requiring extended temperature range, unusual environmental requirements, or high reliability applications, such as military, medical life-support or life-sustaining equipment are specifically not recommended without additional processing by Melexis for each application.

The information furnished by Melexis is believed to be correct and accurate. However, Melexis shall not be liable to recipient or any third party for any damages, including but not limited to personal injury, property damage, loss of profits, loss of use, interrupt of business or indirect, special incidental or consequential damages, of any kind, in connection with or arising out of the furnishing, performance or use of the technical data herein. No obligation or liability to recipient or any third party shall arise or flow out of Melexis' rendering of technical or other services.

© 2002 Melexis NV. All rights reserved.



Your notes

For the latest version of this document. Go to our website at WWW.melexis.com

Or for additional information contact Melexis Direct:

Europe and Japan: Phone: +32 1367 0495 E-mail: sales_europe@melexis.com All other locations: Phone: +1 603 223 2362 E-mail: sales_usa@melexis.com

QS9000, VDA6.1 and ISO14001 Certified