

Wideband I/Q Modulator with Sigma-Delta Fractional-N Synthesizer

General Description

The MAX2150 is a complete wideband direct upconversion quadrature modulator IC incorporating a 28-bit sigma-delta fractional-N synthesizer. The device is targeted for applications in the 700MHz to 2300MHz frequency range.

The super-high-resolution sigma-delta fractional-N synthesizer is capable of better than 50mHz resolution when used with a 10MHz reference. Other features: fully differential I/Q modulation inputs, an internal LO buffer, and a 50Ω wideband output driver amplifier.

A standard 3-wire interface is provided for synthesizer programming and overall device configuration. An onchip low-noise crystal oscillator amplifier is also included and can be configured as a buffer when an external reference oscillator is used.

The device typically achieves 34dBc of carrier and sideband suppression at a -1dBm output level. The wideband, internally matched RF output can also be disabled while the synthesizer and 3-wire bus remain powered up for continuous programming.

The device consumes 72mA from a single +3.0V supply and is packaged in an ultra-compact 28-pin QFN package (5mm × 5mm) with an exposed pad.

Applications

Wireless Broadband Satellite Uplink LMDS Wireless Base Station

Features


- Single Voltage Supply (2.7V to 3.6V)
- 75MHz 3dB I/Q Input Bandwidth
- Wideband 50Ω RF Output: 700MHz to 2300MHz
- Ultra-Fine Frequency Resolution: 100mHz
- High Reference Frequency for Fast-Switching Applications
- Ultra-Low Phase Noise
- Low Spurious and Reference Emissions
- IdBm RMS Output Power
- ♦ 60dB RF Muting Control
- ♦ 34dBc Typical Carrier Suppression
- ♦ 34dBc Typical Sideband Suppression
- Software- and Hardware-Controlled Shutdown Modes

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
MAX2150ETI	-40°C to +85°C	28 Thin QFN-EP*

*EP = exposed pad.

Pin Configuration/ Functional Diagram



_ Maxim Integrated Products 1

For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

MAX2150

ABSOLUTE MAXIMUM RATINGS

V _{CC} to GND	-0.3V to +6.0V
RF Signals: LO+, LO-, OSCIN	+10dBm
I+ to I-, Q+ to Q	2V
LO+, LO-, I+, I-, Q+, Q-, BUFEN, TXEN, CLK, DA	TA,
EN, SYNEN, OSCIN, OSCOUT, BUFOUT, CHP,	,
SHDN, LOCK, V _{CC} _CP to GND0.3V to	o (V _{CC} + 0.3V)
Digital Input Current	±10mA
Short-Circuit Duration RFOUT, BUFOUT, OSCOU	Τ,
Lock, CHP	10s

Continuous Power Dissipation 28-Pin QFN ($T_A = +70^{\circ}C$)	2W
(derate 28.5mW/°C above +70°C)	
Operating Temperature Range	40°C to +85°C
Junction Temperature Range	+150°C
Storage Temperature	
Lead Temperature (soldering 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

CAUTION! ESD SENSITIVE DEVICE

DC ELECTRICAL CHARACTERISTICS

(MAX2150 EV kit. V_{CC} = +2.7V to +3.6V, GND = 0V, \overline{SHDN} = PLLEN = TXEN = high, BUFEN= low. No AC input signals. RFOUT and BUFOUT output ports are terminated in 50 Ω . T_A = -40°C to +85°C. Typical values are at V_{CC} = +3V, T_A = +25°C, unless otherwise noted.) (Note 1)

PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
SUPPLY					•
Supply Voltage		2.7	3	3.6	V
	TX mode, \overline{SHDN} = PLLEN = TXEN = high BUFEN = low		72	107	
Supply Current	SYNTH mode, \overline{SHDN} = PLLEN = high, TXEN = BUFEN = low		25	38	mA
	MOD mode, SHDN = TXEN = high, SYNEN = BUFEN = low		46	69	
LO Buffer Supply Current	Additional current in all modes for BUFEN = high		3.3	5.5	mA
Chutdown Cupply Current	HW_SHDN mode, SHDN = low		0.3	10	
Shutdown Supply Current	SW_SHDN mode, PWDN bit at logic low		35	60	μA
CONTROL INPUT/OUTPUTS (SHDN, TXEN, SYNEN, BUFEN)				
Input Logic High		2			V
Input Logic Low				0.5	V
Input Logic High Current				1	μA
Input Logic Low Current		-1			μA
Lock Detect High (Locked)		2			V
Lock Detect Low (Unlocked)				0.5	V
Power-Up Time	MOD mode		25		μs
Power-Down Time	MOD mode		1		μs
3-WIRE CONTROL INPUT (CL	K, DATA, EN)				
Input Logic High		V _{CC} - 0.5			V
Input Logic Low				0.5	V
Input Logic High Current				1	μA
Input Logic Low Current		-1			μA

AC ELECTRICAL CHARACTERISTICS

(MAX2150 EV kit. V_{CC} = +2.7V to +3.6V, SHDN = PLLEN = TXEN = high, BUFEN =low. Input I/Q signals: $F_{I/Q}$ = 500kHz, $V_{I/Q}$ = 1 V_{P-P} . I+, Q+ single-ended input, driven from AC-coupled source. I-, Q- single-ended inputs are AC-coupled to GND. RFOUT and BUFOUT output ports are terminated in 50 Ω loads. f_{LO} =1750MHz, P_{LO} = -10dBm, typical values are at V_{CC} = +3V, T_A = +25°C, unless otherwise noted.) (Note 1)

PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS	
MODULATION INPUT	•					
		26				
I/Q Input Bandwidth	BW (-3dB)	75			MHz	
I/Q Differential Input Level	Assumes a sine-wave input to achieve the RFOUT output power specified below		1		V _{P-P}	
I/Q DC Input Resistance			200		kΩ	
I/Q Common-Mode Input Range	(Note 2)	1.5	1.6	1.7	V	
RF OUTPUT						
Frequency Range		700		2300	MHz	
	TXEN = high, f_{RF} = 1750MHz	-7	-1		-ID	
Output Power	TXEN = low, $f_{RF} = 1750MHz$		-60		dBm	
Output 1dB Compression Point			1		dBm	
Output IP3			14		dBm	
Carrier Suppression	f _{RF} = 1750MHz		34		dBc	
Sideband Suppression	f _{LO} - f _{I/Q} , f _{RF} = 1750MHz	25	34		dBc	
RF Output Noise Floor	f _{OFFSET} > 40MHz (Note 2)		-148	-143	dBm/Hz	
Output Return Loss	(Note 3)		-9		dB	
LO INPUT/OUTPUT						
Frequency Range		700		2300	MHz	
LO Input Power	(Note 2)	-12	-10	-7	dBm	
LO Input Return Loss	$f_{LO} = 2000 MHz$		-15		dB	
LO Buffer Output Level	BUFEN = high (Note 2)	-14	-9.5		dBm	
SIGMA-DELTA FRACTIONAL-N	SYNTHESIZER					
SYSTEM REQUIREMENTS						
Frequency Range	(Note 2)	700		2300	MHz	
Phase-Detector Input-Referred Phase Noise Floor	$f_{COMP} = f_{REF} = 20MHz$, CP0 = CP1 = CPX = 1 (Note 4)		-138		dBc/Hz	
In-Loop Spurious Emissions	$f_{LO} = 1740.005MHz$, $f_{COMP} = f_{REF} = 20MHz$, CP0 = CP1 = CPX = 1 (Note 5)		-40		dBc	
MAIN DIVIDER AND PHASE DET	ECTOR				•	
Minimum Fractional-N Step Size			fCOMP/ 2 ²⁸			
Phase-Detector Comparison Frequency			20	30	MHz	
Maximum N Division			251			
Minimum N Division			35			



AC ELECTRICAL CHARACTERISTICS (continued)

(MAX2150 EV kit. $V_{CC} = +2.7V$ to +3.6V, SHDN = PLLEN = TXEN = high, BUFEN = low. Input I/Q signals: $F_{I/Q} = 500$ kHz, $V_{I/Q} = 1V_{P-P}$. I+, Q+ single-ended input, driven from AC-coupled source. I-, Q- single-ended inputs are AC-coupled to GND. RFOUT and BUFOUT output ports are terminated in 50 Ω loads. $f_{LO} = 1750$ MHz, $P_{LO} = -10$ dBm, typical values are at $V_{CC} = +3V$, $T_A = +25^{\circ}$ C, unless otherwise noted.) (Note 1)

PARAMETER	CONDITIO	MIN	TYP	MAX	UNITS								
REFERENCE OSCILLATOR AND DIVIDER													
Input Frequency Range			10		50	MHz							
AC-Coupled Input Sensitivity	AC-coupled, single ended (Note	2)	0.4		2.3	VP-P							
Reference Division Ratio	(Notes 2, 6)		1		4								
CHARGE-PUMP OUTPUT			-										
	CP1. CP0 = 00	CPX = 0	0.14	0.17	0.20								
	CFT, CFU = 00	CPX = 1	0.23	0.34	0.40	- mA							
	CP1. CP0 = 01	CPX = 0	0.23	0.35	0.42								
Charge Durge Current (Nate 7)	CP1, CP0 = 01	CPX = 1	0.50	0.67	0.79								
Charge-Pump Current (Note 7)	CP1. CP0 = 10	CPX = 0	0.40	0.52	0.64								
	CP1, CP0 = 10	CPX = 1	0.75	1.00	1.20								
		CPX = 0	0.50	0.69	0.83								
	CP1, CP0 = 11	1.05	1.31	1.65									
Charge-Pump Voltage Compliance	Sink/source currents match withir	0.5		V _{CC} - 0.5	V								

Note 1: Parameters are guaranteed by production testing at +25°C and +85°C. Minimum and maximum values over the temperature and supply voltage range are guaranteed by design and characterization.

Note 2: Guaranteed by design and characterization.

Note 3: Measured with MAX2150 EV kit.

Note 4: Measured with an on-chip crystal oscillator.

Note 5: In-loop spurious emissions occur when synthesizing a frequency at an integer multiple of the comparison frequency with fractional offset within the PLL loop BW.

Note 6: If an on-chip oscillator is used, a fundamental tone crystal is needed.

Note 7: Minimum and maximum values at CPX = 1 are guaranteed by production testing. Values at CPX = 0 are guaranteed by design and characterization.

SUPPLY CURRENT **MODULATION OUTPUT POWER MODULATION OUTPUT POWER** vs. SUPPLY VOLTAGE vs. FREQUENCY vs. FREQUENCY 100 4 -55 TXEN = HIGH TXEN = LOW TX MODE 2 +85°C MODULATION OUTPUT POWER (dBm) MODULATION OUTPUT POWER (dBm) -40°C 80 -58 +25°C 0 SUPPLY CURRENT (mA) -40°C -2 60 -61 -40°C +85°C -4 +25°(+25°C 40 -64 -6 , +85°C -8 20 -67 -10 0 -12 -70 2.7 3.0 3.3 3.6 700 1100 1500 1900 2300 700 1100 1500 1900 2300 FREQUENCY (MHz) SUPPLY VOLTAGE (V) FREQUENCY (MHz) **CARRIER AND SIDEBAND MODULATOR OUTPUT POWER OUTPUT POWER vs. LO POWER SUPPRESSIONS vs. LO POWER** vs. I/Q INPUT LEVEL -1.0 38 4 CARRIER AND SIDEBAND SUPPRESSIONS (dB) -11 0 MODULATOR OUTPUT POWER (dBm) 37 -1.2 -40°C -4 **OUTPUT POWER (dBm)** -1.3 36 ÷25°C SIDEBAND SUPPRESSION -1.4 -8 -1.5 35 -12 -1.6 +85°C 34 -1.7 -16 CARRIER SUPPRESSION -1.8 33 -20 -1.9 32 -24 -2.0 7 8 10 11 12 7 8 9 10 11 12 0 200 400 600 800 1000 1200 1400 9 LO POWER (dBm) LO POWER (dBm) I/Q INPUT LEVEL (mV)

Typical Operating Characteristics


(MAX2150 EV kit. $V_{CC} = +3V$, $\overline{SHDN} = PLLEN = TXEN = high$, BUFEN = low. Input I/Q signals: $F_{I/Q} = 500$ kHz, $V_{I/Q} = 1V_{P-P}$. I+, Q+ single-ended input, driven from AC-coupled source. I-, Q- single-ended inputs are AC-coupled to GND. RFOUT and BUFOUT output ports are terminated in 50 Ω loads. $f_{LO} = 1750$ MHz, $P_{LO} = -10$ dBm, $T_A = +25^{\circ}$ C, unless otherwise noted.)

MIXXIM

MAX2150


Typical Operating Characteristics (continued)


(MAX2150 EV kit. V_{CC} = +3V, SHDN = PLLEN = TXEN = high, BUFEN = low. Input I/Q signals: FI/Q = 500kHz, VI/Q = 1VP-P. I+, Q+ single-ended input, driven from AC-coupled source. I-, Q- single-ended inputs are AC-coupled to GND. RFOUT and BUFOUT output ports are terminated in 50 Ω loads. f_{LO} = 1750MHz, P_{LO} = -10dBm, T_A = +25°C, unless otherwise noted.)




Typical Operating Characteristics (continued)


(MAX2150 EV kit. $V_{CC} = +3V$, $\overline{SHDN} = PLLEN = TXEN = high$, BUFEN = low. Input I/Q signals: $F_{I/Q} = 500$ kHz, $V_{I/Q} = 1V_{P-P}$. I+, Q+ single-ended input, driven from AC-coupled source. I-, Q- single-ended inputs are AC-coupled to GND. RFOUT and BUFOUT output ports are terminated in 50 Ω loads. $f_{LO} = 1750$ MHz, $P_{LO} = -10$ dBm, $T_A = +25^{\circ}$ C, unless otherwise noted.)







I/Q MODULATOR OUTPUT SPURS



_____Pin Description

PIN	NAME	FUNCTION
1	TXEN	Modulator Enable Input. Set TXEN low to inhibit the RF and modulator circuits. This mode can be used for quiet frequency synthesis.
2	VCC_PA	Supply Voltage Input for RFOUT Output Driver Circuits. Bypass as close to the pin as possible. The bypass capacitor should not share ground vias with other branches.
3	RFOUT	Modulator RF Output. This is a wideband, internally matched 50Ω output. A DC-blocking capacitor is required.
4, 5	N.C.	Do Not Connect. (These pins must be left floating.)
6	LOCK	Lock Status of the PLL. A static logic-level high indicates that the PLL is in the locked condition.
7	VCC_SD	Supply Voltage Input for Sigma-Delta Modulator Circuits. Bypass as close to the pin as possible. The bypass capacitor should not share ground vias with other branches.
8, 9, 10	CLK, DATA, ĒN	Input Pins from 3-Wire Serial Bus. An RC lowpass filter on each of these pins can be used to reduce digital noise.
11	SHDN	Shutdown Control. Set SHDN low to disable all internal circuits for lowest power consumption. An RC lowpass filter can be used to reduce digital noise.
12	SYNEN	Synthesizer Enable Input. Set SYNTH low to disable the internal frequency synthesizer. An RC lowpass filter can be used to reduce digital noise.
13	OSCIN	Reference Oscillator Input. Connect a parallel, resonant, fundamental-tone crystal between this pin and ground to facilitate a crystal oscillator circuit. For applications with an external reference oscillator, the OSCIN input can be driven through a large-value series capacitor.
14	VCC_XTAL	Supply Voltage Input for Crystal Oscillator. Bypass as close to the pin as possible. The bypass capacitor should not share ground vias with other branches.
15	VCC_CHP	Supply Voltage Input for Charge Pump. Bypass as close to the pin as possible. The bypass capacitor should not share ground vias with other branches.
16	CHP	High-Impedance Charge-Pump Output. Connect to the tune input of the VCO through the PLL loop filter. Keep the line from this pin to the tune input as short as possible to prevent spurious pickup, and connect the loop filter as close to the tune input as possible.
17	VCC_A	Supply Voltage Input for PLL. Bypass as close to the pin as possible. The bypass capacitor should not share ground vias with other branches.
18	VCC_D	Supply Voltage Input for PLL. Bypass as close to the pin as possible. The bypass capacitor should not share ground vias with other branches.
19	VCC_LO	Supply Voltage Input for Internal LO Circuits. Bypass as close to the pin as possible. The bypass capacitor should not share ground vias with other branches.
20, 21	LO-, LO+	Differential Local-Oscillator Input. These inputs require DC-blocking capacitors. The LO can be applied with a single-ended input to the LO+/LO- pin. In this mode, the other pin should be AC-grounded.
22	BUFOUT	Buffered LO Output. Internally matched to 50 Ω , requires a DC-blocking capacitor.
23	BUFEN	LO Output Buffer Amplifier Enable. Set BUFEN high to enable the on-chip output LO buffer for driving external circuits. An RC lowpass filter can be used to reduce digital noise.
24, 25	Q-, Q+	Differential Q-Channel Baseband Inputs to the Modulator. These pins connect directly to the bases of a differential pair and require an external common-mode bias voltage of 1.6V.

M/XI/M

Pin Description (continued)

PIN	NAME	FUNCTION
26, 27	I-, I+	Differential I-Channel Baseband Inputs to the Modulator. These pins connect directly to the bases of a differential pair and require an external common-mode bias voltage of 1.6V.
28	VCC_RF	Supply Voltage Input for RF Circuits. Bypass as close to pin as possible. The bypass capacitor should not share ground vias with other branches.
_	Exposed pad	Ground

Detailed Description

Internally, the MAX2150 includes a broadband I/Q modulator, internally matched broadband output driver amplifier, fine-resolution fractional-N frequency synthesizer, an LO buffer amplifier, and an on-chip low-noise crystal oscillator circuit.

A simple 3-wire interface is provided for synthesizer programming and device configuration and control. Independent hardware and software power-down control of the I/Q modulator, frequency synthesizer, and LO buffer amplifier is provided, as well as the ability to shut down the entire chip.

I/Q Modulator The MAX2150 modulator is composed of a pair of matched double-balanced mixers, a broadband passive LO quadrature generator, and a summing amplifier. The mixers accept differential I/Q baseband signals that directly modulate the internal 0° and 90° LO signals applied to the I/Q mixers. An external LO source drives an internal LO quadrature generator that shifts the phase of the LO signal applied to the Q mixer by 90° relative to the LO signal applied to the I-channel mixer. The modulated output of the I/Q mixers is summed together, and the undesired sideband is suppressed.

The I+, I-, Q+, and Q- input ports feature high-linearity buffer amplifiers with a typical -3dB bandwidth of 75MHz and accept differential input voltages up to 1VP-P. The ports require external biasing and have an input common-mode requirement of 1.6V. For single-ended operation, bypass the I and Q ports to ground. See the *Typical Application Circuit* for recommended component values.

The broadband output driver amplifier is matched on chip across the entire operating frequency range and requires an output DC-blocking capacitor. For optimum performance, the output match can be improved with simple L-section and/or PI-section matching networks. Always ensure that DC blocking is provided, because internal bias voltages are present at this output. The modulator can be shut down with both hardware (pin 1) and software (TE bit). This mode is useful for quiet synthesizer programming or to mute the RF output signal. The hardware pin and software bits must be set to logic-1 to enable the modulator. If the hardware pin or software bit is set to logic-0, or if both are set to logic-0, the modulator is disabled.

LO Buffer Amplifier

The broadband buffer amplifier output is internally matched and requires a DC-blocking capacitor to isolate on-chip bias voltages. Power-down of the LO buffer can be controlled by both BUFEN (pin 23), as well as BUFEN by software by setting the BUFEN (BE) bit through the 3-wire interface. The hardware pin and the software bit must be a logic-1 to enable the buffer. If the hardware or software bit is set to logic-0, the LO buffer is disabled.

Frequency Synthesizer

The MAX2150 features an internal 28-bit sigma-delta frequency synthesizer. This architecture enables the use of very high (30MHz) comparison frequencies, which significantly reduces the in-loop phase noise as a result of reduced division ratios. The high comparison frequency also allows significantly increased PLL bandwidths for very fast switching speed applications.

Divider Programming

The MAX2150 frequency programming is determined as follows. The overall division ratio (D) has an integer value (N), as well as a fractional component (F):

$$D = N.F = N + F / 2^{28}$$

The N and F values are encoded as straight binary numbers. Determination of these values is illustrated by the following example:

D = 1721.125 / 20 = 86.05625

Therefore:

Then:

N = 86 and F =
$$0.05625 \times 2^{28} = 15,099,494$$



Converting each to binary representation results in the following:

N register = 86 = 0101,0110

F register value = 0000,1110,0110,0110,0110,0110

The F-register value is then split between an upper 14 bits and a lower 14 bits as follows:

Upper 14 bits + address 00 = 0000,1110,0110,0100

Lower 14 bits + address 01 = 1001,1001,1001,1001

Synthesizer Shutdown

The synthesizer can be disabled by setting SYNEN (pin 12) to a logic low. This mode is useful when an external frequency synthesizer is employed.

_Applications Information

Serial Interface and Register Definition

3-Wire Interface and Registers

The MAX2150 is programmed through a simple 3-wire (CLK, DATA, EN) interface. The programming data is contained within 16-bit words loaded into four unique address locations. Each location contains programming information for setting operational modes and device configuration. Two words (address 00, 01) control the fractional divide number in the sigma-delta synthesizer. The third word (address 10) sets the integer divide value, reference divide value, charge-pump current, and charge-pump compensation DAC settings. The fourth and final word (address 11) contains various device configuration registers and test registers, as well as additional charge-pump compensation registers. See Tables 1 through 11 for details.

3-Wire Interface Timing Diagram

Figure 1 shows the programming logic. The 16-bit shift register is programmed by clocking in data at the rising edge of CLK. Pulling enable low allows data to be clocked into the shift register; pulling enable high loads the register addressed.

When synthesizing a frequency that is an integer multiple of the reference divider and having a fractional offset with a value less than the PLL filter bandwidth, fractional spurs can be observed at a typical level of -40dBc. For example, to synthesize 1640.005MHz when using a 20MHz reference and a PLL bandwidth of 25kHz, spurious products offset from the LO by 5kHz can be observed. The 1640MHz is an integer multiple of 20MHz, and the fractional offset of 5kHz is within the PLL bandwidth.

It is possible to avoid the above-mentioned spurious products by using two reference oscillators with slightly offset frequencies or by using a higher reference frequency and changing the comparison frequency of the reference divider.

Crystal Oscillator

Fractional Spurs

The MAX2150 includes a simple-to-use on-chip lownoise reference oscillator circuit. The oscillator is formed by connecting a fundamental mode parallel resonant crystal from OSCIN to ground. The oscillator circuit is useful from 10MHz to 50MHz.

The phase noise of the MAX2150 can be improved by using a precision high-frequency external reference oscillator (TCXO). The external oscillator is connected through a DC-blocking capacitor directly to the OSCIN pin.

Layout Considerations

A properly designed PC board is an essential part of any RF circuit. A ground plane is essential. Keep RF signal lines as short as possible to reduce losses, radiation, and inductance. The exposed pad on the underside of the MAX2150 must be adequately grounded by ensuring that the exposed paddle of the device package is soldered evenly to the board ground plane. Use multiple, low-inductance vias to ground the exposed paddle.




Figure 1. 3-Wire Interface Timing Diagram



Table 1. Register Tables

MSB	SHIFT REGISTER DATA												LSB	ADD	RESS
Upper (MSBs) Fractional Divider Value (F) 14 Bits (Default = 8192, 1000000000000)										Add	ress				
27	26	25	24	23	22	21	20	19	18	17	16	15	14	0	0
Lower (LSBs) Fractional Divider Value (F)14 Bits ((Default	0 DEC,	0000000	000000	C		Add	ress		
13	12	11	10	9	8	7	6	5	4	3	2	1	0	0	1
R Div Default		CP B Defaul		CP Cu Defaul				Integer Divide Value (N) 8 Bits Default = 177 DEC					Add	ress	
R1	R0	LIN1	LIN0	CP1	CP0	7	6	5	4	3	2	1	0	1	0
	Reset DelayTest Registers 6 BitsDefault = 00Default = 0 DEC							ontrol Re Default =	0			Add	ress		
BL1	BL0	T5	T4	Т3	T2	T1	TO	INT	PD	TE	BE	XX	CPX	1	1

Table 2. Reference Divider

R1	R0	REFERENCE DIVIDE VALUE
0	0	1
0	1	2
1	0	3
1	1	4

Table 3. Integer Divider-N*

N7	N6	N5	N4	N3	N2	N1	N0	INTEGER DIVIDE VALUE
0	0	1	0	0	0	1	1	35
0	0	1	0	0	1	0	0	36
—	_	_	—	—	_	—	_	
1	1	1	1	1	0	1	0	250
1	1	1	1	1	0	1	1	251

*N divider is limited to 35 < N < 251.

Table 4. Fractional Divider-F (Upper 14 Bits)

F27	F26	F25	F24	F23	F22	F21	F20	F19	F18	F17	F16	F15	F14
0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0	0	0	0	0	0
—	—	_	_	_	_	_	_	_	_	_	_	_	
1	1	1	1	1	1	1	1	1	1	1	1	1	1

Table 5. Fractional Divider-F (Lower 14 Bits)

F13	F12	F11	F10	F9	F8	F7	F6	F5	F4	F3	F2	F1	F0	INTEGER DIVIDE VALUE
0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
0	0	0	0	0	0	0	0	0	0	0	0	0	1	2
_	_	_	_	_	_	_	_	_	_	_	_	_	_	—
1	1	1	1	1	1	1	1	1	1	1	1	1	0	268435454
1	1	1	1	1	1	1	1	1	1	1	1	1	1	268435455

Table 6. Control Register

MAX2150

BIT ID	BIT NAME	PWR-UP STATE	BIT LOCATION 0 = LSB	FUNCTION
СРХ	CP_MULT	1	0	A logic high doubles the charge pump current selected through registers CP1 and CP0. Logic low sets the charge-pump current to the value selected by registers CP1 and CP0.
XX	XX	XX	1	Unused.
BE	BUFEN	1	2	High enables the VCO buffer. Low disables this output.
TE	TXEN	1	3	Low enables SW_MUTE mode, which shuts down the RF circuits while leaving the 3-wire interface, register, and PLL circuits active.
PD	PWDN	0	4	Low enables register-based shutdown. This mode shuts down all circuits except the 3-wire interface and internal registers.
INT	INT_MODE	0	5	Logic high disables the sigma-delta modulator. Logic low enables the sigma-delta modulator for normal operation.

Table 7. Device Modes

MODE		HW	PINS		SOFT	WARE COI BITS	NTROL	DESCRIPTION
	SHDN	TXEN	SYNEN	BUFEN	PWDN	TXEN	BUFEN	
TX	Н	Н	Н	H/L	Н	Н	H/L	All circuits active.
MOD	Н	Н	L	H/L	Н	Н	H/L	Modulator circuits active. Synthesizer blocks disabled. Mode is used with external PLL circuit.
SYNTH	Н	L	Н	H/L	Н	х	H/L	Serial interface and synthesizer blocks active. RF and modulator blocks disabled. Mode is used to gate RF ON/OFF with external logic control.
SW_MUTE	Н	Н	Н	H/L	Н	L	H/L	Serial interface and synthesizer blocks all active. Modulator blocks disabled. Mode is used to gate RF ON/OFF with software control.
HW_SHDN	L	Х	Х	Х	х	Х	Х	All circuits disabled. Lowest current mode of operation.
SW_SHDN	Н	х	х	х	L	х	х	Serial interface and registers active, all other circuits inactive regardless of the state of the HW pins with the exception of HW_SHDN.

Power-Supply (VCC) Bypassing

Proper voltage-supply bypassing is essential to reduce the spurious emissions mentioned above. It is recommended that each V_{CC} pin be bypassed independently

and share no common vias with any other ground connection. See the Typical Operating Circuit for suggested bypass component values.



Table 8. TXEN Pin and Software BitDefinitions

TXE	N	TX MODE
PIN	BIT	
0	0	TX off
0	1	TX off
1	0	TX off
1	1	TX enabled

Table 11. BUFEN Pin and Software BitDefinitions

BUF	EN	BUF MODE
PIN	BIT	
0	0	Buffer off
0	1	Buffer off
1	0	Buffer off
1	1	Buffer on

MAX2150

Table 9. Charge-Pump Registers

СРХ	CP1	CP0	I _{CP} (μA)
0	0	0	170
0	0	1	350
0	1	0	520
0	1	1	690
1	0	0	340
1	0	1	670
1	1	0	1000
1	1	1	1310

Table 10. Test Register Definition (Default 0 Dec)*

TEST MODE	T5	Т4	Т3	T2	T1	то	TEST PIN
Normal Operating Mode	0	0	0	0	0	0	_
Charge Pump Forced to Source Icp	0	0	0	0	0	1	СР
Charge Pump Forced to Sink Icp	0	0	0	0	1	0	СР
Reference Divider Output	0	1	0	0	0	0	Lock
Main Divider Output	0	1	1	0	0	0	Lock


*All other logic states are undefined.

Chip Information

TRANSISTOR COUNT: 16,321

M/X/M


Typical Operating Circuit



MAX2150

Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to <u>www.maxim-ic.com/packages</u>.)



Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to <u>www.maxim-ic.com/packages</u>.)

					COMM	ON DIME	NSIONS													
PKG		16L 5x5			20L 5x5			28L 5x5			32L 5x5									
SYMBOL	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.								
Α	0.80	0.90	1.00	0.80	0.90	1.00	0.80	0.90	1.00	0.80	0.90	1.00								
A1	0.00	0.01	0.05	0.00	0.01	0.05	0.00	0.01	0.05	0.00	0.01	0.05								
A2	0.00	0.65	1.00	0.00	0.65	1.00	0.00	0.65	1.00	0.00	0.65	1.00								
A3		0.20 REI	-		0.20 REF			0.20 REF			0.20 REF									
ь	0.28	0.33	0.40	0.23	0.28	0.35	0.18	0.23	0.30	0.18	0.23	0.30		EXPD	5ED					
D	4.90	5.00	5.10	4.90	5.00	5.10	4.90	5.00	5.10	4.90	5.00	5.10				1 102		1111	E2	
D1		4.75 BS	Ċ		4.75 BSC	:		4.75 BS	C		4.75 BSC	>		PKG. CODES	MIN.	NDM.	MAX.	MIN.	NDM.	м
Е	4.90	5.00	5.10	4.90	5.00	5.10	4.90	5.00	5.10	4.90	5.00	5.10		G1655-3	2.95	3.10	3.25	2.95	3,10	3
E1		4.75 BS	C		4.75 BSC	:		4.75 BS(0		4.75 BSC	>		G2055-1	2.55	2.70	2.85	2.55	2.70	2
е		0.80 BS	с	(0.65 BSC			0.50 BS	с		0.50 BSC	2		G2055-2	2.95	3.10	3.25	2.95	3.10	3.
k	0.25	-	-	0.25	I	-	0.25	-	-	0.25	-	-	1	G2855-1	2.55	2.70	2.85	2.55	2.70	2,
L	0.35	0.55	0.75	0.35	0.55	0.75	0.35	0.55	0.75	0.30	0.40	0.50	1	G2855-2	2.95	3.10	3.25	2.95	3.10	З.
Ν		16			20			28			32		1	G3255-1	2.95	3.10	3.25	2.95	3.10	3.
ND		4			5			7			8									
NE		4			5			7			8									
Р	0.00	0.42	0.00		0.40	0.00		0.40			0.40									
	0.00	0.42	0.60	0.00	0.42	0.60	0.00	0.42	0.60	0.00	0.42	0.60								
θ	0.	0.42	12*	0.00 0*	0.42	12*	0.00	0.42	0.60 12*	0.00	0.42	0.60 12*								
θ IOTES 1. 2. 3. 4. 5. 6. 7.	O" DIE TH DIMEN N IS NG IS DIMEN THE P DETAIL EXACT ALL D	HICKNES SIONING THE NU THE NI SION & SION & LS OF F SHAPE	12° S ALLC S & TO MBER (UMBER APPLIE IDENTIF PIN ∯1 AND S NS AR	O* O* OF TERM OF TERM OF TER S TO P IER MUS IDENTIF SIZE OF E IN MI	IS 0.30 ES CONF IINALS, MINALS LATED T IER IS (THIS FI LLIMETER	12* 5mm M. Form To IN X-D IN X-D ERMINAL XISTED OPTIONAL EATURE	O" AXIMUN ASME IRECTIC AND ON THI	(.012 Y14.5M N & N IS MEA E TOP S MUST	INCHES	O" S MAXIN 994. IE NUM BETWEE E OF T	NUM) BER OF IN 0.20 HE PACI	12" TERMINAL AND 0.2!	5mm FRO USING IN	DIRECTION. DM TERMIN DENTATION			NK/LJ	ASER	MARKE	ED.
e 1. 2. 3. 4. 5. 7. 8. 9. 10.	O" DIE TH DIMEN N IS DIMEN THE P DETAIL EXACT ALL D PACKA APPLIE EXCLU MEETS	HICKNES ISIONING THE NU SION & IN #1 LS OF F SHAPE MENSIO AGE WAF ED FOR BDE EME JEDEC ED FOR	12° S ALLC & TO MBER (UMBER (UMBER (UMBER (APPLIE IDENTIF 'IN #1 AND S INS ARI RPAGE EXPOS EDDED MO220 EXPOS	0* WABLE LERANCI OF TERM OF TER SIZE OF E IN MII MAX 0.0 ED PART (D; EXCE	IS 0.30 ES CONF IINALS. MINALS LATED T ST BE E IER IS (THIS FI LLIMETER D5mm. AND TI DF EXPO PT DIME	12° 5mm M. FORM TO IN X-DI ERMINAL KISTED OPTIONAL EATURE IS. ERMINAL SED PAI NSION '	O* AXIMUM ASME IRECTIC AND ON THI L, BUT IS OP S. D FROI *b*.	((.012 Y14.5M DN & NO IS MEAS MUST FIONAL.	12 [*] INCHE: 4. – 1 IS TH SURED SURFAC BE LOC	O' S MAXIN 994. IE NUM BETWEE E OF T ATED V	AUM) BER OF IN 0.20 HE PACI VITHIN Z	TERMINAL AND 0.23	5mm FRG USING IN CATED.		MARK			42	CL	
e IOTES 1. 2. 3. 4. 5. 6. 7. 8. 9. 10.	O [*] DIE TH DIMEN N IS DIMEN THE P DETAIL EXACT ALL D PACKA APPLIE EXCLU MEETS APPLIE FROM	HICKNES SIONING THE NU THE NU SION 6 IN #1 LS OF F SHAPE IMENSIO AGE WAF ED FOR MENSIO S JEDEC ED FOR MEASUF	12° S ALLC & TO MBER C UMBER C UMBER C UMBER C UMBER C IDENTIF 'IN #1 AND S NS ARI RPAGE EXPOSE EXPOSE RING.	0 WABLE LERANCI OF TER OF TER S TO P IER MUS IDENTIF SIZE OF E IN MII MAX 0.0 ED PAD PART (D; EXCE ED PAD	IS 0.30 ES CONF IINALS. MINALS LATED T ST BE E IER IS (THIS FI LLIMETER D5mm. AND TI DF EXPO PT DIME	12° 5mm M. ORM TO IN X-DI ERMINAL XISTED OPTIONAL EATURE IS. SED PAI NSION ' RMINALS	O* AXIMUM ASME IRECTIC AND ON THI L, BUT IS OP S. D FROI *b*'. S. EX	((.012 Y14.5h)N & N. IS MEA: E TOP S MUST FIONAL. M MEASI	INCHES INCHES	O' S MAXIN 994. IE NUM BETWEE E OF T ATED V	AUM) BER OF IN 0.20 HE PACI VITHIN Z	12" TERMINAL AND 0.2 KAGE BY ONE INDIK	5mm FRC USING IN CATED.		MARK		NE, 10	6,20,2	CL	QI

OSIZXW (The package d go to www.max

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

____Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

© 2003 Maxim Integrated Products

Printed USA

MAXIM is a registered trademark of Maxim Integrated Products.