



LOGY Linear Phase, DC Accurate, Low Power, 10th Order Lowpass Filter

September 1999

FEATURES

- One External R Sets Cutoff Frequency
- Root Raised Cosine Response
- Single 3WA Supply Current with a Single 3V Supply
- Up to 64kHz Cutoff on a Single 3V Supply
- 10th Order, Linear Phase Filter in an SO-8
- DC Accurate, V_{OS(MAX)} = 5mV
- Low Power Modes
- Differential or Single-Ended Inputs
- 80dB CMRR (DC)
- 82dB Signal-to-Noise Ratio, V_S = 5V
- Operates from 3V to ±5V Supplies

APPLICATIONS

- Data Communication Filters for 3V Operation
- Linear Phase and Phase Matched Filters for I/Q Signal Processing
- Pin Programmable Cutoff Frequency Lowpass Filters

DESCRIPTION

The LTC[®]1569-6 is a 10th order lowpass filter featuring linear phase and a root raised cosine amplitude response. The high selectivity of the LTC1569-6 combined with its linear phase in the passband makes it suitable for filtering both in data communications and data acquisition sys-

tems. Furthermore, its root raised cosine response offers the optimum pulse shaping for PAM data communications. The filter attenuation is 50dB at $1.5 \cdot f_{CUTOFF}$, 60db at $2 \cdot f_{CUTOFF}$, and in excess of 80dB at $6 \cdot f_{CUTOFF}$. DCaccuracy-sensitive applications benefit from the 5mV maximum DC offset.


The LTC1569-6 sampled data filter does not require an external clock yet its cutoff frequency can be set with a single external resistor with a typical accuracy of 3.5% or better. The external resistor programs an internal oscillator whose frequency is divided by either 1, 4 or 16 prior to being applied to the filter network. Pin 5 determines the divider setting. Thus, up to three cutoff frequencies can be obtained for each external resistor value. Using various resistor values and divider settings, the cutoff frequency can be programmed over a range of six octaves. Alternatively, the cutoff frequency can be set with an external clock and the clock-to-cutoff frequency ratio is 64:1. The ratio of the internal sampling rate to the filter cutoff frequency is 128:1.

The LTC1569-6 is fully tested for a cutoff frequency of 64kHz with a single 3V supply.


The LTC1569-6 features power saving modes and it is available in an SO-8 surface mount package.

C, LTC and LT are registered trademarks of Linear Technology Corporation.

TYPICAL APPLICATION



Frequency Response, f_{CUTOFF} = 64kHz/16kHz/4kHz






Information furnished by Linear Technology Corporation is believed to be accurate and reliable. However, no responsibility is assumed for its use. Linear Technology Corporation makes no representation that the interconnection of its circuits as described herein will not infringe on existing patent rights.

ABSOLUTE MAXIMUM RATINGS

(Note 1)	
Total Supply Voltage	11V
Power Dissipation	500mW
Operating Temperature	0°C to 70°C
Storage Temperature	65°C to 150°C
Lead Temperature (Soldering, 10 sec).	

PACKAGE/ORDER INFORMATION



Consult factory for Industrial and Military grade parts.

ELECTRICAL CHARACTERISTICS

The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$. $V_S = 3V$ (V⁺ = 3V, V⁻ = 0V), $f_{CUTOFF} = 64$ kHz, $R_{LOAD} = 10k$ unless otherwise specified.

PARAMETER	CONDITIONS			MIN	ТҮР	MAX	UNITS
Filter Gain	V_{S} = 5V, f_{CLK} = 4.096MHz, f_{CUTOFF} = 64kHz, V_{IN} = 1.4V_{P-P}, R_{EXT} = 10k, Pin 5 Shorted to Pin 4			-0.05 -0.25 -0.65 -1.3 -5.3	0.05 -0.15 -0.55 -1.0 -3.8 -60 -62 -71	$\begin{array}{r} 0.15 \\ -0.05 \\ -0.4 \\ -0.7 \\ -2.4 \\ -48 \\ -50 \\ -60 \end{array}$	dB dB dB dB dB dB dB dB dB
	V_S = 2.7V, f_{CLK} = 1MHz, f_{CUTOFF} = 15.625kHz, V_{IN} = 1 $V_{P-P},$ Pin 6 Shorted to Pin 4, External Clock	$f_{IN} = 312Hz = 0.02 \cdot f_{CUTOFF}$ $f_{IN} = 3125kHz = 0.2 \cdot f_{CUTOFF}$ $f_{IN} = 7812kHz = 0.5 \cdot f_{CUTOFF}$ $f_{IN} = 12.5kHz = 0.8 \cdot f_{CUTOFF}$ $f_{IN} = 15.625kHz = f_{CUTOFF}$ $f_{IN} = 23.44kHz = 1.5 \cdot f_{CUTOFF}$ $f_{IN} = 31.25kHz = 2 \cdot f_{CUTOFF}$ $f_{IN} = 46.88kHz = 3 \cdot f_{CUTOFF}$	0 0 0 0 0 0 0	-0.12 -0.25 -0.65 -1.1 -3.6	$\begin{array}{c} 0.05 \\ -0.15 \\ -0.55 \\ -0.9 \\ -3.4 \\ -54 \\ -60 \\ -66 \end{array}$	$\begin{array}{c} 0.16 \\ -0.05 \\ -0.4 \\ -0.7 \\ -3.2 \\ -50 \\ -55 \\ -60 \end{array}$	dB dB dB dB dB dB dB dB dB
Filter Phase	$V_S = 2.7V$, $f_{CLK} = 4MHz$, $f_{CUTOFF} = 62.5kHz$, Pin 6 Shorted to Pin 4, External Clock	$ f_{IN} = 1250 Hz = 0.02 \cdot f_{CUTOFF} \\ f_{IN} = 12.5 kHz = 0.2 \cdot f_{CUTOFF} \\ f_{IN} = 31.25 kHz = 0.5 \cdot f_{CUTOFF} \\ $	•	-114 79 -83 156	-11 -111 82 -79 162 -91	-108 85 -75 168	Deg Deg Deg Deg Deg Deg
Filter Cutoff Accuracy when Self-Clocked	$R_{EXT} = 10.24k$ from Pin 6 to Pin 7, V _S = 3V, Pin 5 Shorted to Pin 4			6	62.5kHz ±1°	%	
Filter Output DC Swing (Note 6)	V _S = 3V, Pin 3 = 1.11V		•	1.9	2.1		V _{P-P} V _{P-P}
	V _S = 5V, Pin 3 = 2V		•	3.2	3.6		V _{P-P} V _{P-P}
	$V_{S} = \pm 5V$, Pin 5 Shorted to Pin 7, $R_{LOAD} = 20k$				8.5		V _{P-P}



ELECTRICAL CHARACTERISTICS

The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$. $V_S = 3V (V^+ = 3V, V^- = 0V)$, $f_{CLK} = 4.096$ MHz, $f_{CUTOFF} = 64$ kHz, $R_{LOAD} = 10$ k unless otherwise specified.

PARAMETER	CONDITIONS			MIN	ТҮР	MAX	UNITS
Output DC Offset (Note 2)	R _{EXT} = 10k, Pin 5 Shorted to Pin 7	$V_{S} = 3V$ $V_{S} = 5V$ $V_{S} = \pm 5V$			±2 ±6 ±15	±5 ±12	mV mV mV
Output DC Offset Drift	R _{EXT} = 10k, Pin 5 Shorted to Pin 7	$V_S = 3V$ $V_S = 5V$ $V_S = \pm 5V$			25 25 75		μV/°C μV/°C μV/°C
Clock Pin Logic Thresholds when Clocked Externally	V _S = 3V	Min Logical "1" Max Logical "0"			2.7 0.5		V V
	V _S = 5V	Min Logical "1" Max Logical "0"			4.0 0.5		V V
	$V_{\rm S} = \pm 5 V$	Min Logical "1" Max Logical "0"			4.0 0.5		V V
Power Supply Current (Note 3)	f _{CLK} = 256kHz (40k from Pin 6 to Pin 7, Pin 5 Open, ÷ 4), f _{CUTOFF} = 4kHz	V _S = 3V	•		3	4 5	mA mA
		V _S = 5V	•		3.5	5 6	mA mA
		V _S = 10V	•		4.5	7 8	mA mA
	$f_{CLK} = 4.096MHz$ (10k from Pin 6 to Pin 7, Pin 5 Shorted to Pin 4, ÷ 1), $f_{CUTOFF} = 64kHz$	V _S = 3V	•		8	11	mA mA
		V _S = 5V	•		9	13	mA mA
		V _S = 10V	•		12	17	mA mA
Clock Feedthrough	Pin 5 Open				0.1		mV _{RMS}
Wideband Noise	Noise BW = DC to $2 \cdot f_{CUTOFF}$				95		μV _{RMS}
THD	f _{IN} = 3kHz, 1.5V _{P-P} , f _{CUTOFF} = 32kHz				80		dB
Clock-to-Cutoff Frequency Ratio					64		
Max Clock Frequency (Note 4)	$V_{S} = 3V$ $V_{S} = 5V$ $V_{S} = \pm 5V$				5 5 7		MHz MHz MHz
Min Clock Frequency (Note 5)	$V_{S} = 3V, 5V, T_{A} < 85^{\circ}C$ $V_{S} = \pm 5V$				1.5 3		kHz kHz
Input Frequency Range	Aliased Components <-65dB					0.9 • f _{CLK}	Hz

Note 1: Absolute maximum ratings are those values beyond which the life of a device may be impaired.


Note 2: DC offset is measured with respect to Pin 3.

Note 3: If the internal oscillator is used as the clock source and the divideby-4 or divide-by-16 mode is enabled, the supply current is reduced as much as 40% relative to the divide-by-1 mode. **Note 4:** The maximum clock frequency is arbitrarily defined as the frequency at which the filter AC response exhibits >1dB of gain peaking. **Note 5:** The minimum clock frequency is arbitrarily defined as the frequecy at which the filter DC offset changes by more than 5mV.

Note 6: For more details refer to the Input and Output Voltage Range paragraph in the Applications Information section.



TYPICAL PERFORMANCE CHARACTERISTICS



PIN FUNCTIONS

IN +/**IN**⁻ (**Pins 1, 2**): Signals can be applied to either or both input pins. The DC gain from IN⁺ (Pin 1) to OUT (Pin 8) is 1.0, and the DC gain from Pin 2 to Pin 8 is –1. The input range, input resistance and output range are described in the Applications Information section. Input voltages which exceed the power supply voltages should be avoided. Transients will not cause latchup if the current into/out of the input pins is limited to 20mA.

GND (Pin 3): The GND pin is the reference voltage for the filter and should be externally biased to 2V (1.11V) to maximize the dynamic range of the filter in applications using a single 5V (3V) supply. For single supply operation, the GND pin should be bypassed with a quality 1μ F ceramic capacitor to V⁻ (Pin 4). The impedance of the circuit biasing the GND pin should be less than $2k\Omega$ as the GND pin generates a small amount of AC and DC current. For dual supply operation, connect Pin 3 to a high quality DC ground. A ground plane should be used. A poor ground will increase DC offset, clock feedthrough, noise and distortion.

V⁻/V⁺ (Pins 4, 7): For 3V, 5V and \pm 5V applications a quality 1µF ceramic bypass capacitor is required from V⁺ (Pin 7) to V⁻ (Pin 4) to provide the transient energy for the internal clock drivers. The bypass should be as close as

possible to the IC. In dual supply applications (Pin 3 is grounded), an additional $0.1\mu F$ bypass from V⁺ (Pin 7) to GND (Pin 3) and V⁻ (Pin 4) to GND (Pin 3) is recommended.

The maximum voltage difference between GND (Pin 3) and V^+ (Pin 7) should not exceed 5.5V.

DIV/CLK (Pin 5): DIV/CLK serves two functions. When the internal oscillator is enabled, DIV/CLK can be used to engage an internal divider. The internal divider is set to 1:1 when DIV/CLK is shorted to V⁻ (Pin 4). The internal divider is set to 4:1 when DIV/CLK is allowed to float (a 100pF bypass to V⁻ is recommended). The internal divider is set to 16:1 when DIV/CLK is shorted to V⁺ (Pin 7). In the divide-by-4 and divide-by-16 modes the power supply current is reduced by as much as 40%.

When the internal oscillator is disabled (R_X shorted to V⁻) DIV/CLK becomes an input pin for applying an external clock signal. For proper filter operation, the clock waveform should be a squarewave with a duty cycle as close as possible to 50% and CMOS voltages levels (see Electrical Characteristics section for voltage levels). DIV/CLK pin voltages which exceed the power supply voltages should be avoided. Transients will not cause latchup if the fault current into/out of the DIV/CLK pin is limited to 40mA.




PIN FUNCTIONS

R_X (Pin 6): Connecting an external resistor between the R_X pin and V⁺ (Pin 7) enables the internal oscillator. The value of the resistor determines the frequency of oscillation. The maximum recommended resistor value is 40k and the minimum is 3.8k. The internal oscillator is disabled by shorting the R_X pin to V⁻ (Pin 4). (Please refer to the Applications Information section.)

OUT (Pin 8): Filter Output. This pin can drive $10k\Omega$ and/or 40pF loads. For larger capacitive loads, an external 100Ω series resistor is recommended. The output pin can exceed the power supply voltages by up to $\pm 2V$ without latchup.

BLOCK DIAGRAM



APPLICATIONS INFORMATION

Self-Clocking Operation

The LTC1569-6 features a unique internal oscillator which sets the filter cutoff frequency using a single external resistor. The design is optimized for $V_S = 3V$, $f_{CUTOFF} =$ 64kHz, where the filter cutoff frequency error is typically <1% when a 0.1% external 10k resistor is used. With different resistor values and internal divider settings, the cutoff frequency can be accurately varied from 1kHz to 64kHz. As shown in Figure 1, the divider is controlled by the DIV/CLK (Pin 5). Table 1 summarizes the cutoff frequency vs external resistor values for the divide-by-1 mode.






Table 1. ICUTOFF vs nEXT, $v_S = 3v$, $i_A = 25$ C, Divide-by-1 would			
R _{EXT}	Typical f _{CUTOFF}	Typical Variation of f _{CUTOFF}	
3844Ω*	N/A	±3.0%	
5010Ω*	N/A	±2.5%	
10k	64kHz	±1%	
20.18k	32kHz	±2.0%	
40.2k	16kHz	±3.5%	

Table1. f_{CUTOFF} vs R_{EXT} , $V_S = 3V$, $T_A = 25^{\circ}C$, Divide-by-1 Mode

*REXT values less than 10k can be used only in the divide-by-16 mode.

In the divide-by-4 and divide-by-16 modes, the cutoff frequencies in Table 1 will be lowered by 4 and 16 respectively. When the LTC1569-6 is in the divide-by-4




Figure 2. Filter Cutoff vs V_{SUPPLY} , Divide-by-1 Mode, $T_A = 25^{\circ}C$




Figure 4. Typical Divide Ratio in the Divide-by-4 Mode, T_A = 25°C

and divide-by-16 modes the power is automatically reduced. This results in up to a 40% power savings with a single 5V supply.

The power reduction in the divide-by-4 and divide-by-16 modes, however, effects the fundamental oscillator frequency. Hence, the effective divide ratio will be slightly different from 4:1 or 16:1 depending on V_S , T_A and R_{EXT} . Typically this error is less than 1% (Figures 4 and 6).

The cutoff frequency is easily estimated from the equation in Figure 1. Examples 1 and 2 illustrate how to use the graphs in Figures 2 through 7 to get a more precise estimate of the cutoff frequency.




Figure 3. Filter Cutoff vs Temperature, Divide-by-1 Mode, R_{EXT} = 10k




Figure 5. Filter Cutoff vs Temperature, Divide-by-4 Mode, $R_{EXT} = 10k$






Figure 6. Typical Divide Ratio in the Divide-by-16 Mode, T_A = 25°C

Example 1: LTC1569-6, $R_{EXT} = 20k$, $V_S = 3V$, divide-by-16 mode, DIV/CLK (Pin 5) connected to V⁺ (Pin 7), $T_A = 25^{\circ}C$.

Using the equation in Figure 1, the approximate filter cutoff frequency is $f_{CUTOFF} = 64$ kHz • (10k/20k) • (1/16) = 2kHz.

For a more precise f_{CUTOFF} estimate, use Table 1 to get a value of f_{CUTOFF} when $R_{EXT} = 20k$ and use the graph in Figure 6 to find the correct divide ratio when $V_S = 3V$ and $R_{EXT} = 20k$. Based on Table 1 and Figure 6, $f_{CUTOFF} = 32kHz \bullet (20.18k/20k) \bullet (1/16.02) = 2.01kHz$.

From Table 1, the part-to-part variation of f_{CUTOFF} will be $\pm 2\%$. From the graph in Figure 7, the 0°C to 70°C drift of f_{CUTOFF} will be -0.2% to 0.2%.

Example 2: LTC1569-6, $R_{EXT} = 10k$, $V_S = 5V$, divide-by-1 mode, DIV/CLK (Pin 5) connected to V⁻ (Pin 4), $T_A = 25^{\circ}C$.

Using the equation in Figure 1, the approximate filter cutoff frequency is $f_{CUTOFF} = 64$ kHz • (10k/10k) • (1/1) = 64kHz.

For a more precise f_{CUTOFF} estimate, use Figure 2 to correct for the supply voltage when $V_S = 5V$. From Table 1 and Figure 2, $f_{CUTOFF} = 64k \cdot (10k/10k) \cdot 0.970 = 62.1 kHz$.

The oscillator is sensitive to transients on the positive supply. The IC should be soldered to the PC board and the PCB layout should include a $1\mu F$ ceramic capacitor between V⁺ (Pin 7) and V⁻ (Pin 4), as close as possible to




Figure 7. Filter Cutoff vs Temperature, Divide-by-16 Mode, R_{EXT} = 10k

the IC to minimize inductance. Avoid parasitic capacitance on R_X and avoid routing noisy signals near R_X (Pin 6). Use a ground plane connected to V⁻ (Pin 4) for single supply applications. Connect a ground plane to GND (Pin 3) for dual supply applications and connect V⁻ (Pin 4) to a copper trace with low thermal resistance.

Input and Output Voltage Range

The input signal range includes the full power supply range. For a single 3V supply, the output voltage swing is typciallly $2.1V_{P-P}$ and at least $1.9V_{P-P}$ over the commercial temperature range. For single 5V and \pm 5V supplies, the output swing depends on clock frequency and divider setting.

For $R_{EXT} = 10k$, divide-by-1 mode ($f_{CUTOFF} = 64kHz$) and $V_S = 5V$, the output swing is typically $3.6V_{P-P}$ ($3.2V_{P-P}$ 0°C to 70°C). For $R_{EXT} = 10k$, divide-by-4 or divide-by-16 modes ($f_{CUTOFF} = 16kHz$ or 4kHz) and $V_S = 5V$, the output swing is typically limited to $V_{MIN} = V^- + 80mV$ and $V_{MAX} = V^+ - 1V$ or $3.92V_{P-P}$.

For R_{EXT} = 10k, divide-by-1 mode and V_S = ±5V, the output voltage is typically $5V_{P-P}$ (4.3V_{P-P} 0°C to 70°C). For R_{EXT} = 10k, divide-by-4 mode (f_{CUTOFF} = 16kHz) and V_S = ±5V, the output voltage range is typically 6.3V_{P-P} (5.8V_{P-P} 0°C to 70°C). For R_{EXT} = 10k, divide-by-16 mode (f_{CUTOFF} = 4kHz) and V_S = ±5V, the output voltage is typically 8.5V_{P-P} (7.5V_{P-P} 0°C to 70°C). In each case, the output voltage range increases as R_{EXT} is increased until



it reaches the typical limits V_{MAX} and V_{MIN} . The above voltage swings are for $R_{LOAD} = 10k$ for $V_S = 3V$ and 5V. $R_{LOAD} = 20k$ for $V_S = \pm 5V$.

To maximize the undistorted peak-to-peak signal swing of the filter, the GND (Pin 3) voltage should be set to 2V (1.11V) in single 5V (3V) supply applications.

The LTC1569-6 can be driven with a single-ended or differential signal. When driven differentially, the voltage between IN^+ and IN^- (Pin 1 and Pin 2) is filtered with a DC gain of 1. The single-ended output voltage OUT (Pin 8) is referenced to the voltage of the GND (Pin 3). The common mode voltage of IN^+ and IN^- can be any voltage that keeps the input signals within the power supply range.

For noninverting single-ended applications, connect IN^- to GND or to a quiet DC reference voltage and apply the input signal to IN^+ . If the input is DC coupled then the DC gain from IN^+ to OUT will be 1. This is true given IN^+ and OUT are referenced to the same voltage, i.e., GND, V⁻ or some other DC reference. To achieve the distortion levels shown in the Typical Performance Characteristics the input signal at IN^+ should be centered around the DC voltage at IN^- . The input can also be AC coupled, as shown in the Typical Applications section.

For inverting single-ended filtering, connect IN^+ to GND or to quiet DC reference voltage. Apply the signal to IN^- . The DC gain from IN^- to OUT is -1, assuming IN^- is referenced to IN^+ and OUT is reference to GND.

Refer to the Typical Performance Characteristics section to estimate the THD for a given input level.

Dynamic Input Impedance

The unique input sampling structure of the LTC1569-6 has a dynamic input impedance which depends on the configuration, i.e., differential or single-ended, and the clock frequency. The equivalent circuit in Figure 8 illustrates the input impedance when the cutoff frequency is 64kHz. For other cutoff frequencies replace the 125k value with 125k • (64kHz/f_{CUTOFF}).

When driven with a single-ended signal into IN^- with IN^+ tied to GND, the input impedance is very high (~10M Ω). When driven with a single-ended signal into IN^+ with IN^- tied to GND, the input impedance is a 125k resistor to GND. When driven with a complementary signal whose common mode voltage is GND, the IN⁺ input appears to have 125k to GND and the IN⁻ input appears to have -125k to GND. To make the effective IN⁻ impedance 125k when driven differentially, place a 62.5k resistor from IN⁻ to GND. For other cutoff frequencies use 62.5k • (128kHz/f_{CUTOFF}), as shown in the Typical Applications section. The typical variation in dynamic input impedance for a given clock frequency is \pm 10%.

Wideband Noise

The wideband noise of the filter is the RMS value of the device's output noise spectral density. The wideband noise data is used to determine the operating signal-tonoise at a given distortion level. The wideband noise is nearly independent of the value of the clock frequency and excludes the clock feedthrough. Most of the wideband noise is concentrated in the filter passband and cannot be removed with post filtering (Table 2). Table 3 lists the typical wideband noise for each supply.

Bandwidth	Total Integrated Noise
DC to f _{CUTOFF}	80μV _{RMS}
DC to 2 • f _{CUTOFF}	95μV _{RMS}
DC to f _{CLK}	110µV _{RMS}

Table 3. Wideband Noise vs Supply Voltage, $f_{CUTOFF} = 64$ kHz

Power Supply	Total Integrated Noise DC to 2 • f _{CUTOFF}
3V	95μV _{RMS}
5V	100µV _{RMS}
±5V	105µV _{RMS}

Clock Feedthrough

Clock feedthrough is defined as the RMS value of the clock frequency and its harmonics that are present at the filter's OUT pin (Pin 8). The clock feedthrough is measured with IN⁺ and IN⁻ (Pins 1 and 2) grounded and depends on the PC board layout and the power supply decoupling. Table 4 shows the clock feedthrough (the RMS sum of the first 11 harmonics) when the LTC1569-7 is self-clocked with $R_{EXT} = 10k$, DIV/CLK (Pin 5) open (divide-by-4 mode). The clock feedthrough can be reduced with a simple RC post filter.



Table 4. Clock Feedthrough

Power Supply	Feedthrough
3V	0.1mV _{RMS}
5V	0.3mV _{RMS}
±5V	0.9mV _{RMS}

DC Accuracy

DC accuracy is defined as the error in the output voltage after DC offset and DC gain errors are removed. This is similar to the definition of the integral nonlinearity in A/D converters. For example, after measuring values of $V_{OUT(DC)}$ vs $V_{IN(DC)}$ for a typical LTC1569-6, a linear regression shows that $V_{OUT(DC)} = V_{IN(DC)} \bullet 0.99854 + 0.00134V$ is the straight line that best fits the data. The DC accuracy describes how much the actual data deviates from this straight line (i.e., DCERROR = $V_{OUT(DC)} - (V_{IN(DC)} \bullet 0.99854 + 0.00134V)$. In a 12-bit system with a full-scale value of 2V, the LSB is 488μ V. Therefore, if the DCERROR of the filter is less than 488μ V over a 2V range, the filter has 12-bit DC accuracy. Figure 9 illustrates the typical DC accuracy of the LTC1569-6 on a single 5V supply.

DC Offset


The output DC offset of the LTC1569-6 is trimmed to less than \pm 5mV. The trimming is performed with V_S = 1.9V, -1.1V with the filter cutoff frequency set to 4kHz (R_{EXT} = 10k, DIV/CLK shorted to V⁺). To obtain optimum DC offset performance, appropriate PC layout techniques should be


used. The filter IC should be soldered to the PC board. The power supplies should be well decoupled including a 1μ F ceramic capacitor from V⁺ (Pin 7) to V⁻ (Pin 4). A ground plane should be used. Noisy signals should be isolated from the filter input pins.

When the power supply is 3V, the output DC offset should change less than ± 2 mV when the clock frequency varies from 64kHz to 4096kHz. When the clock frequency is fixed, the output DC offset will typically change by less than ± 3 mV (± 15 mV) when the power supply varies from 3V to 5V (± 5 V) in the divide-by-1 mode. In the divide-by-4 or divide-by-16 modes, the output DC offset will typically change less than -9mV (-27mV) when the power supply varies from 3V to 5V (± 5 V). The offset is measured with respect to GND (Pin 3).

Aliasing


Aliasing is an inherent phenomenon of sampled data filters. In lowpass filters significant aliasing only occurs when the frequency of the input signal approaches the sampling frequency or multiples of the sampling frequency. The LTC1569-6 samples the input signal twice every clock period. Therefore, the sampling frequency is twice the clock frequency and 128 times the filter cutoff frequency. Input signals with frequencies near $2 \cdot f_{CLK} \pm f_{CUTOFF}$ will be aliased to the passband of the filter and appear at the output unattenuated.






9


TYPICAL APPLICATIONS








Single 5V Operation, 50kHz Cutoff Frequency, DC Coupled Differential Inputs with Balanced Input Impedance











PACKAGE DESCRIPTION Dimensions in inches (millimeters) unless otherwise noted.




**DIMENSION DOES NOT INCLUDE INTERLEAD FLASH. INTERLEAD FLASH SHALL NOT EXCEED 0.010° (0.254mm) PER SIDE

SO8 1298

TYPICAL APPLICATIONS



Single 5V Supply Operation, DC Coupled Input, 16kHz Cutoff Frequency



INPUT 32ksps (OR 64kbps)

1569-6 TA07

RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS
LTC1064-3	Linear Phase, Bessel 8th Order Filter	f _{CLK} /f _{CUTOFF} = 75/1 or 150/1, Very Low Noise
LTC1064-7	Linear Phase, 8th Order Lowpass Filter	f _{CLK} /f _{CUTOFF} = 50/1 or 100/1, f _{CUTOFF(MAX)} = 100kHz
LTC1068-x	Universal, 8th Order Filter	f _{CLK} /f _{CUTOFF} = 25/1, 50/1, 100/1 or 200/1, f _{CUTOFF(MAX)} = 200kHz
LTC1069-7	Linear Phase, 8th Order Lowpass Filter	$f_{CLK}/f_{CUTOFF} = 25/1, f_{CUTOFF(MAX)} = 200 \text{kHz}, \text{ SO-8}$
LTC1164-7	Low Power, Linear Phase Lowpass Filter	f _{CLK} /f _{CUTOFF} = 50/1 or 100/1, I _S = 2.5mA, V _S = 5V
LTC1264-7	Linear Phase, 8th Order Lowpass Filter	$f_{CLK}/f_{CUTOFF} = 25/1 \text{ or } 50/1, f_{CUTOFF(MAX)} = 200 \text{kHz}$
LTC1562/LTC1562-2	Universal, 8th Order Active RC Filter	$f_{CUTOFF(MAX)} = 150$ kHz (LTC1562) $f_{CUTOFF(MAX)} = 300$ kHz (LTC1562-2)