

# iSFP<sup>™</sup> - Intelligent Small Form-factor Pluggable 2.5 Gbit/s InfiniBand<sup>™</sup> 1X-SX Multimode 850 nm Transceiver with LC<sup>™</sup> Connector

#### V23848-N305-C56

### **Preliminary Data Sheet**

#### **Features**

- Small Form-factor Pluggable (SFP) MSA compatible transceiver<sup>1)</sup>
- Fully SFF-8472 compatible
- Incorporating Intelligent Digital Diagnostic Monitoring Interface
- Internal calibration implementation
- · Advanced release mechanism
- · Easy access, even in belly to belly applications
- Wire handle release for simplicity
- Color coded black tab (multimode)
- PCI height compatible
- Excellent EMI performance
- Common ground concept
- RJ-45 style LC<sup>™</sup> connector system
- Single power supply (3.3 V)
- Extremely low power consumption of 530 mW typical
- Small size for high channel density
- UL-94 V-0 certified
- ESD Class 1C per JESD22-A114-B (MIL-STD 883D Method 3015.7)
- According to FCC (Class B) and EN 55022
- For distances of up to 500 m (50 µm fiber)
- Laser safety according to Class 1 FDA and IEC
- AC/AC Coupling according to MSA
- Extended operating temperature range of –20°C to 85°C
- SFP/iSFP™ evaluation kit V23848-S5-V4 available upon request
- A press fit cage and cage plugs are available as accessory products from Infineon (see SFP Accessories)





iSFP™ is a trademark of Infineon Technologies. LC™ is a trademark of Lucent. InfiniBand™ is a trademark of the InfiniBand Trade Association.

MSA documentation can be found at **www.infineon.com/fiberoptics** under Transceivers, SFP Transceivers.



# **Pin Configuration**

# **Pin Configuration**




Figure 1 iSFP™ Transceiver Electrical Pad Layout



### **Pin Configuration**

### **Pin Description**

Pin No.	Name	Logic Level	Function
1	$V_{EE}T$	N/A	Transmitter Ground <sup>1)</sup>
2	Tx Fault	LVTTL	Transmitter Fault Indication <sup>2) 8)</sup>
3	Tx Disable	LVTTL	Transmitter Disable <sup>3)</sup>
4	MOD-DEF(2)	LVTTL	Module Definition 2 <sup>4) 8)</sup>
5	MOD-DEF(1)	LVTTL	Module Definition 1 <sup>5) 8)</sup>
6	MOD-DEF(0)	N/A	Module Definition 0 <sup>6) 8)</sup>
7	Rate Select	N/A	Not connected
8	LOS	LVTTL	Loss Of Signal <sup>7) 8)</sup>
9	$V_{EE}R$	N/A	Receiver Ground <sup>1)</sup>
10	$V_{EE}R$	N/A	Receiver Ground <sup>1)</sup>
11	$V_{EE}R$	N/A	Receiver Ground <sup>1)</sup>
12	RD-	LVPECL	Inv. Received Data Out <sup>9)</sup>
13	RD+	LVPECL	Received Data Out®
14	$V_{EE}R$	N/A	Receiver Ground <sup>1)</sup>
15	$V_{\sf CC}{\sf R}$	N/A	Receiver Power
16	$V_{CC}T$	N/A	Transmitter Power
17	$V_{EE}T$	N/A	Transmitter Ground <sup>1)</sup>
18	TD+	LVPECL	Transmit Data In <sup>10)</sup>
19	TD-	LVPECL	Inv. Transmit Data In <sup>10)</sup>
20	$V_{EE}T$	N/A	Transmitter Ground <sup>1)</sup>

<sup>1)</sup> Common transmitter and receiver ground within the module.

<sup>&</sup>lt;sup>2)</sup> A high signal indicates a laser fault of some kind and that laser is switched off.

A low signal switches the transmitter on. A high signal or when not connected switches the transmitter off.

<sup>4)</sup> MOD-DEF(2) is the data line of two wire serial interface for serial ID.

<sup>&</sup>lt;sup>5)</sup> MOD-DEF(1) is the clock line of two wire serial interface for serial ID.

<sup>6)</sup> MOD-DEF(0) is grounded by the module to indicate that the module is present.

A low signal indicates normal operation, light is present at receiver input. A high signal indicates the received optical power is below the worst case receiver sensitivity.

 $<sup>^{\</sup>rm 8)}$  Should be pulled up on host board to  $V_{\rm CC}$  by 4.7 - 10 k $\!\Omega.$ 

 $<sup>^{9)}</sup>$  AC coupled inside the transceiver. Must be terminated with 100  $\Omega$  differential at the user SERDES.

 $<sup>^{\</sup>mbox{\tiny 10)}}$  AC coupled and 100  $\Omega$  differential termination inside the transceiver.



### **Description**

The Infineon pluggable multimode transceiver – part of Infineon iSFP™ family – is designed for applications with data rates up to 2.5 Gbit/s and compatible to InfiniBand™ 1X-SX (IB-1X-SX) Release 1.1.

The appropriate fiber optic cable is 62.5 µm or 50 µm multimode fiber with LC™ connector.

### **Link Length**

Fiber Type	R	Reach	
	min.¹)	max.2)	
at 2.5 Gbit/s			
50 μm, 500 MHz*km	2	250	meters
50 μm, 2000 MHz*km	2	500	
62.5 μm, 200 MHz*km	2	125	

<sup>&</sup>lt;sup>1)</sup> A 0 m link length (loop-back connector) is supported.

The Infineon iSFP™ multimode transceiver is a single unit comprised of a transmitter, a receiver, and an LC™ receptacle.

This transceiver supports the LC<sup>™</sup> connectorization concept. It is compatible with RJ-45 style backpanels for high end datacom and telecom applications while providing the advantages of fiber optic technology.

This module is designed for 2.5 Gbit/s and InfiniBand<sup>™</sup> applications. It can be used as the network end device interface in mainframes, workstations, servers, and storage devices, and in a broad range of network devices such as bridges, routers, hubs, and local and wide area switches.


This transceiver operates at 2.5 Gbit/s from a single power supply (+3.3 V). The 100  $\Omega$  differential data inputs and outputs are LVPECL and CML compatible.

<sup>&</sup>lt;sup>2)</sup> Longer reach possible depending upon link implementation.



# Functional Description of iSFP™ Transceiver

This transceiver is designed to transmit serial data via multimode cable.



5

Figure 2 Functional Diagram



The receiver component converts the optical serial data into CML compatible electrical data (RD+ and RD-). The Loss Of Signal (LOS) shows whether an optical signal is present.

The transmitter converts CML compatible electrical serial data (TD+ and TD-) into optical serial data. Data lines are differentially 100  $\Omega$  terminated.

The transmitter contains a laser driver circuit that drives the modulation and bias current of the laser diode. The currents are controlled by a power control circuit to guarantee constant output power of the laser over temperature and aging. The power control uses the output of the monitor PIN diode (mechanically built into the laser coupling unit) as a controlling signal, to prevent the laser power from exceeding the operating limits.

Single fault condition is ensured by means of an integrated automatic shutdown circuit that disables the laser when it detects laser fault to guarantee the laser Eye Safety.

The transceiver contains a supervisory circuit to control the power supply. This circuit makes an internal reset signal whenever the supply voltage drops below the reset threshold. It keeps the reset signal active for at least 140 milliseconds after the voltage has risen above the reset threshold. During this time the laser is inactive.

A low signal on TxDis enables transmitter. If TxDis is high or not connected the transmitter is disabled.

An enhanced Digital Diagnostic Monitoring Interface (Intelligent) has been incorporated into the Infineon Small Form-factor Pluggable (SFP) transceiver. This allows real time access to transceiver operating parameters, based on the SFF-8472.

This transceiver features Internal Calibration. Measurements are calibrated over operating temperature and voltage and must be interpreted as defined in SFF-8472.

The transceiver generates this diagnostic data by digitization of internal analog signals monitored by a new diagnostic Integrated Circuit (IC).

This diagnostic IC has inbuilt sensors to include alarm and warning thresholds. These threshold values are set during device manufacture and therefore allow the user to determine when a particular value is outside of its operating range.

Alarm and Warning Flags are given. Alarm Flags indicate conditions likely to be associated with an inoperational link and cause for immediate action. Warning Flags indicate conditions outside the normally guaranteed bounds but not necessarily causes of immediate link failures.

These enhanced features are in addition to the existing SFP features provided by the manufacturer i.e. serial number and other vendor specific data.

The serial ID interface defines a 256 byte memory map in EEPROM, accessible over a 2 wire, serial interface at the 8 bit address 1010000X (A0h).

The Digital Diagnostic Monitoring Interface makes use of the 8 bit address 1010001X (A2h), so the originally defined serial ID memory map remains unchanged and is therefore backward compatible.



# **Digital Diagnostic Monitoring Parameters**

Parameter	Accuracy SFF-8472	Accuracy Actual
Tx Optical Power	±3 dB	±1 dB
Rx Optical Power	±3 dB	±3 dB
Bias Current	±10%	±10%
Power Supply Voltage	±3%	±3%
Transceiver Temperature	±3°C	±3°C



# **Regulatory Compliance (EMI)**

Feature	Standard	Comments
ESD: Electrostatic Discharge to the Electrical Pins	EIA/JESD22-A114-B (MIL-STD 883D method 3015.7)	Class 1C
Immunity: Against Electrostatic Discharge (ESD) to the Duplex LC Receptacle	EN 61000-4-2 IEC 61000-4-2	Discharges ranging from ±2 kV to ±15 kV on the receptacle cause no damage to transceiver (under recommended conditions).
Immunity: Against Radio Frequency Electromagnetic Field	EN 61000-4-3 IEC 61000-4-3	With a field strength of 10 V/m, noise frequency ranges from 10 MHz to 2 GHz. No effect on transceiver performance between the specification limits.
Emission: Radiated Field Strength	FCC 47 CFR Part 15, Class B CISPR 22 EN 55022 Class B	Noise frequency range: 30 MHz to 18 GHz
<b>C E</b> File: 1400	Compliant with 89/336/EEC	EN 55022 EN 55024
iSFPTM V23848-N305-C56 Tested To Comply With FCC Standards FOR HOME OR OFFICE USE  File: 1437		This device complies with part 15 of the FCC Rules <sup>1)</sup> . Operation is subject to the following two conditions:  1 This device may not cause harmful interference.  2 This device must accept any interference received, including interference that may cause undesired operation.

Any kind of modification not expressly approved by Infineon Technologies may affect the regulatory compliance of the concerned product. As a consequence thereof this could void the user's authority to operate the equipment.



### **Technical Data**

## **Absolute Maximum Ratings**

Parameter	Symbol	Lim	Limit Values	
		min.	max.	
Data Input Voltage	$V_{ID\;max}$		V <sub>CC</sub> +0.5	V
Differential Data Input Voltage Swing	$V_{ID}pk ext{-}pk$		5	V
Storage Ambient Temperature	$T_{S}$	-40	85	°C
Operating Case Temperature <sup>1)</sup>	$T_{C}$	-20	85	°C
Storage Relative Humidity	$RH_s$	5	95	%
Operating Relative Humidity	$RH_o$	5	85	%
Supply Voltage	$V_{ m CC\ max}$		4	V
Data Output Current	$I_{data}$		50	mA
Receiver Optical Input Power	Rx <sub>P max</sub>		3	dBm

Operating case temperature measured at transceiver reference point (in cage through 2nd centre hole from rear, see **Figure 9**).

Exceeding any one of these values may permanently destroy the device.



**Electrical Characteristics** ( $V_{\rm CC}$  = 2.97 V to 3.63 V,  $T_{\rm C}$  = -20°C to 85°C)

Parameter	Symbol	Values			Unit
		min.	typ.	max.	
Common	•	1	<b>'</b>	<b>-</b>	J.
Supply Voltage	$V_{CC} - V_{EE}$	2.97	3.3	3.63	V
In-rush Current <sup>1)</sup>	I <sub>IR max</sub>			30	mA
Power Dissipation	P	400		700	mW
Transmitter	1	1	•	1	<b>'</b>
Differential Data Input Voltage Swing <sup>2)</sup>	$V_{ID}pk ext{-}pk$	500		3200	mV
Tx Disable Voltage	Tx <sub>Dis</sub>	2		$V_{\sf CC}$	V
Tx Enable Voltage	Tx <sub>En</sub>	$V_{EE}$		0.8	V
Tx Fault High Voltage	Tx <sub>FH</sub>	2.4		$V_{\sf CC}$	V
Tx Fault Low Voltage	Tx <sub>FL</sub>	$V_{EE}$		0.5	V
Supply Current <sup>3)</sup>	$I_{Tx}$		100	150	mA
Receiver				<u> </u>	
Differential Data Output Voltage Swing <sup>4)</sup>	$V_{OD}pk ext{-}pk$	500		1000	mV
LOS Active	LOS <sub>A</sub>	2.4		$V_{\sf CC}$	V
LOS Normal	LOS <sub>N</sub>	$V_{EE}$		0.5	V
Rise Time <sup>5)</sup>	t <sub>R-Rx</sub>			100	ps
Fall Time <sup>5)</sup>	t <sub>F-Rx</sub>			100	ps
Contributed Deterministic Jitter <sup>6)</sup>	CDJ <sub>Rx</sub>			40	ps
Contributed Total Jitter <sup>7)</sup>	CTJ <sub>Rx</sub>			117	ps
Jitter (pk-pk) <sup>8)</sup>	$J_{Rx}$				ps
Power Supply Noise Rejection <sup>9)</sup>	PSNR		100		$mV_{pl}$
Supply Current <sup>3) 10)</sup>	$I_{Rx}$		80	90	mA

<sup>&</sup>lt;sup>1)</sup> Measured with MSA recommended supply filter network (**Figure 7**). Maximum value above that of the steady state value.

Internally AC coupled. Typical 100  $\Omega$  differential input impedance.

<sup>3)</sup> MSA defines maximum current at 300 mA.

Internally AC coupled. Load 50  $\Omega$  to GND or 100  $\Omega$  differential. For dynamic measurement a tolerance of 50 mV should be added.

<sup>&</sup>lt;sup>5)</sup> Measured values are 20% - 80%.

Deterministic Jitter is that jitter measured by a bathtub scan, using a 27-1 NRZ PRBS, and extrapolating to 1 BER.

Total Jitter is that jitter measured by a bathtub scan, using a 2<sup>7</sup>–1 NRZ PRBS, and extrapolating to 1x10<sup>-12</sup> BER.



- <sup>8)</sup> Jitter (pk-pk) is measured using a 2<sup>23</sup>–1 NRZ PRBS and a Digital Communications Analyzer.
- <sup>9)</sup> Measured using a 20 Hz to 1 MHz sinusoidal modulation with the MSA recommended power supply filter network (**Figure 7**) in place. A change in sensitivity of less than 1 dB can be typically expected.
- <sup>10)</sup> Supply current excluding Rx output load.



# Optical Characteristics ( $V_{\rm CC}$ = 2.97 V to 3.63 V, $T_{\rm C}$ = -20°C to 85°C)

Parameter	Symbol	Values			Unit
		min.	typ.	max.	
Transmitter	1	- 1	1	1	•
Optical Modulation Amplitude	OMA <sub>T</sub>	196			μW
Launched Power (Average) <sup>1)</sup>	$P_{O}$	-8.5	-6	-4	dBm
Extinction Ratio (Dynamic)	ER	9	14.5		dB
Center Wavelength	$\lambda_{C}$	830	850	860	nm
Spectral Width (rms)	$\sigma_{l}$		0.15	0.85	nm
Relative Intensity Noise	RIN			-117	dB/Hz
Tx Disable Laser Output Power	$P_{O-TxDis}$			-50	dBm
Contributed Deterministic Jitter <sup>2)</sup>	CDJ <sub>Tx</sub>			52	ps
Contributed Total Jitter <sup>3)</sup>	CTJ <sub>Tx</sub>			122	ps
Jitter (pk-pk) <sup>4)</sup>	$J_{Tx}$				ps
Rise Time <sup>5)</sup>	t <sub>R-Tx</sub>			150	ps
Fall Time <sup>5)</sup>	t <sub>F-Tx</sub>			150	ps
Receiver <sup>6)</sup>	•		·		·
Optical Modulation Amplitude	OMA <sub>R</sub>	50			μW
Sensitivity (Average Power) <sup>7)</sup>	$P_{IN}$			-16	dBm
Average Received Power	$P_{IN-R}$			-1.5	dBm
LOS Assert Level <sup>8)</sup>	$P_{LOSA}$	-30	-28		dBm
LOS Deassert Level <sup>8)</sup>	$P_{LOSD}$		-25	-20	dBm
LOS Hysteresis <sup>8)</sup>	$P_{LOSA} \ -P_{LOSD}$	1	2		dB
Input Center Wavelength	$\lambda_{\mathrm{C}}$	770	850	860	nm
Optical Return Loss	ORL	12			dB

<sup>1)</sup> Into multimode fiber, 62.5 μm or 50 μm diameter.

Deterministic Jitter is that jitter measured by a bathtub scan, using a 2<sup>7</sup>-1 NRZ PRBS, and extrapolating to 1 BFR.

Total Jitter is that jitter measured by a bathtub scan, using a  $2^7$ –1 NRZ PRBS, and extrapolating to  $1 \times 10^{-12}$  BER.

Jitter (pk-pk) is measured using a 2<sup>23</sup>-1 NRZ PRBS and a Digital Communications Analyzer.

<sup>&</sup>lt;sup>5)</sup> Values are 20% - 80%. Measured at nominal data rate, unfiltered, using an O/E plug-in with a bandwidth of 2.85 GHz or higher.

<sup>6</sup> Receiver characteristics are measured with a worst case reference laser.

Average optical power at which the BER is  $1 \times 10^{-12}$ . Measured with a  $2^{23}$ –1 NRZ PRBS and ER = 9 dB.

<sup>8)</sup> See Figure 3.






Figure 3



# Timing of Control and Status I/O

Parameter	Symbol	Values		Unit	Condition
		min.	max.		
Tx Disable Assert Time	t_off		10	μs	Time from rising edge of Tx Disable to when the optical output falls below 10% of nominal
Tx Disable Negate Time	t_on		1	ms	Time from falling edge of Tx Disable to when the modulated optical output rises above 90% of nominal
Time to Initialize, Including Reset of Tx Fault	t_init		300	ms	From power on or negation of Tx Fault using Tx Disable
Tx Fault Assert Time	t_fault		100	μs	Time from fault to Tx Fault on
Tx Disable to Reset	t_reset	10		μs	Time Tx Disable must be held high to reset Tx Fault
LOS Assert Time	t_loss_on		100	μs	Time from LOS state to Rx LOS assert
LOS Deassert Time	t_loss_off		100	μs	Time from non-LOS state to Rx LOS deassert



# I/O Timing of Soft Control and Status Functions

Parameter	Symbol	Max. Value	Unit	Condition
Tx Disable assert time	t_off	100	ms	Time from Tx Disable bit set <sup>1)</sup> until optical output falls below 10% of nominal
Tx Disable deassert time	t_on	100	ms	Time from Tx Disable bit cleared until optical output rises above 90% of nominal
Time to initialize, including reset of Tx Fault	t_init	300	ms	Time from power on or negation of Tx Fault using Tx Disable until transmitter output is stable <sup>2)</sup>
Tx Fault assert time	t_fault	100	ms	Time from fault to Tx Fault bit set
LOS assert time	t_loss_on	100	ms	Time from LOS state to Rx LOS bit set
LOS deassert time	t_loss_off	100	ms	Time from non-LOS state to Rx LOS bit cleared
Rate select change time <sup>3)</sup>	t_rate_sel	100	ms	Time from change of state of Rate Select bit <sup>1)</sup> until receiver bandwidth is in conformance with appropriate specification
Serial ID clock rate <sup>4)</sup>	f_serial_clock	400	kHz	N/A
Analog parameter data ready	t_data	1000	ms	From power on to data ready, bit 0 of byte 110 set
Serial bus hardware ready	t_serial	300	ms	Time from power on until module is ready for data transmission

<sup>&</sup>lt;sup>1)</sup> Measured from falling clock edge after stop bit of write transaction.

See Gigabit Interface Converter (GBIC). SFF-0053, Rev. 5.5, September 27, 2000.

<sup>3)</sup> Not implemented.

The maximum clock rate of the serial interface is defined by the I<sup>2</sup>C bus interface standard.



Eye Safety

### **Eye Safety**

This laser based multimode transceiver is a Class 1 product. It complies with IEC 60825-1/A2: 2001 and FDA performance standards for laser products (21 CFR 1040.10 and 1040.11) except for deviations pursuant to Laser Notice 50, dated July 26, 2001.

#### **CLASS 1 LASER PRODUCT**

To meet laser safety requirements the transceiver shall be operated within the Absolute Maximum Ratings.

Note: All adjustments have been made at the factory prior to shipment of the devices. No maintenance or alteration to the device is required.

Tampering with or modifying the performance of the device will result in voided product warranty.

Failure to adhere to the above restrictions could result in a modification that is considered an act of "manufacturing", and will require, under law, recertification of the modified product with the U.S. Food and Drug Administration (ref. 21 CFR 1040.10 (i)).

#### **Laser Emission Data**

Wavelength	850 nm
Maximum total output power	709 μW / –1.5 dBm
(as defined by IEC: 7 mm aperture at 14 mm distance)	
Beam divergence (full angle) / NA (half angle)	20° / 0.18 rad




Figure 4 Required Labels




Figure 5 Laser Emission



### **Application Notes**

#### **EMI Recommendations**

To avoid electromagnetic radiation exceeding the required limits set by the standards, please take note of the following recommendations.

When Gigabit switching components are found on a PCB (e.g. multiplexer, serializer-deserializer, clock data recovery, etc.), any opening of the chassis may leak radiation; this may also occur at chassis slots other than that of the device itself. Thus every mechanical opening or aperture should be as small as feasible and its length carefully considered.

On the board itself, every data connection should be an impedance matched line (e.g. strip line or coplanar strip line). Data (D) and Data-not (Dn) should be routed symmetrically. Vias should be avoided. Where internal termination inside an IC or a transceiver is not present, a line terminating resistor must be provided. The decision of how best to establish a ground depends on many boundary conditions. This decision may turn out to be critical for achieving lowest EMI performance. At RF frequencies the ground plane will always carry some amount of RF noise. Thus the ground and  $V_{\rm CC}$ planes are often major radiators inside an enclosure. As a general rule, for small systems such as PCI cards placed inside poorly shielded enclosures, the common ground scheme has often proven to be most effective in reducing RF emissions. In a common ground scheme, the PCI card becomes more equipotential with the chassis ground. As a result, the overall radiation will decrease. In a common ground scheme, it is strongly recommended to provide a proper contact between signal ground and chassis ground at every location where possible. This concept is designed to avoid hotspots which are places of highest radiation, caused when only a few connections between chassis and signal grounds exist. Compensation currents would concentrate at these connections, causing radiation. However, as signal ground may be the main cause for parasitic radiation, connecting chassis ground and signal ground at the wrong place may result in enhanced RF emissions.

example. connecting chassis ground and signal ground front panel/bezel/chassis by means of a fiber optic transceiver/cage may result in a large amount of radiation especially where combined with an inadequate number of grounding points between signal ground and chassis ground. Thus the transceiver becomes a single contact point increasing radiation emissions. Even a capacitive coupling between signal ground and chassis ground may be harmful if it is too close to an opening or an aperture. For a number of systems, enforcing a strict separation of signal ground from chassis ground may be advantageous, providing the housing does not present any slots or other discontinuities. This separate ground concept seems to be more suitable in large systems where appropriate shielding measures have also been implemented. The return path of RF current must also be considered. Thus a split ground plane between Tx and Rx paths may result in severe EMI problems.



The bezel opening for a transceiver should be sized so that all contact springs of the transceiver cage make good electrical contact with the face plate. Please consider that the PCB may behave like a dielectric waveguide. With a dielectric constant of 4, the wavelength of the harmonics inside the PCB will be half of that in free space. Thus even the smallest PCBs may have unexpected resonances.

Large systems can have many openings in the front panel for SFP transceivers. In typical applications, not all of these ports will hold transceivers; some may be intentionally left empty. These empty slots may emit significant amounts of radiation. Thus it is recommended that empty ports be plugged with an EMI plug as shown in **Figure 6**. Infineon offers an EMI/dust plug, P/N V23818-S5-B1.

#### **SFP Accessories**

Cage:

Infineon Technologies

Part Number: V23838-S5-N1/V23838-S5-N1-BB

Cage EMI/Dust Plug:

Infineon Technologies

Part Number: V23818-S5-B1

**Host Board Connector:** 

Tyco Electronics

Part Number: 1367073-1

Cage Dust Plug:

Infineon Technologies

Part Number: V23818-S5-B2




Figure 6



# **EEPROM Serial ID Memory Contents (A0h)**

Addr.	Hex	ASCII	Name/Description
0	03		Identifier
1	04		Extended identifier
2	07		Connector
2 3 4	08		Transceiver optical
	00		compatibility
5	00		
6	00		
7	00		
8	00		
9	00		
10	00		
11	01		Encoding
12	19		BR, nominal
13	00		Reserved
14	00		Length (9 µm) - km
15	00		Length (9 µm)
16	19		Length (50 µm)
17	0C		Length (62.5 µm)
18	00		Length (copper)
19	00		Reserved
20	49	I	Vendor name
21	6E	n	
22	66	f	
23	69	i	
24	6E	n	
25	65	е	
26	6F	О	
27	6E	n	
28	20		
29	46	F	
30	4F	0	
31	20		

Addr.	Hex	ASCII	Name/Description
32	47	G	Vendor name
33	6D	m	
34	62	b	
35	48	Н	
36	00		Reserved
37	00		Vendor OUI
38	03		
39	19		
40	56	V	Vendor part number
41	32	2	
42	33	3	
43	38	8	
44	34	4	
45	38	8	
46	2D	-	
47	4E	N	
48	33	3	
49	30	0	
50	35	5	
51	2D	-	
52	43	С	
53	35	5	
54	36	6	
55	20		
56	41	Α	Vendor revision,
57	34	4	product status
58	41	Α	dependent
59	39	9	
60	03		Wavelength
61	52		
62	00		Reserved
63	8B		Check sum of bytes 0 - 62



# **EEPROM Serial ID Memory Contents (A0h)** (cont'd)

Addr.	Hex	ASCII	Name/Description
64	00		Transceiver signal
65	1A		options
66	00		BR, maximum
67	00		BR, minimum
68			Vendor serial number
69			
70			
71			
72			
73			
74			
75			
76	20		
77	20		
78	20		
79	20		
80	20		
81	20		
82	20		
83	20		
84			Vendor manufacturing
85			date code
86			
87			
88			
89			
90	20		
91	20		
92	68		Diagnostic monitoring type
93	В0		Enhanced options
94	01		SFF-8472 compliance
95			Low order 8 bits of the sum of the contents of all the bytes from byte
			64 to byte 94, inclusive

(COIII (	<i>a)</i>		
Addr.	Hex	ASCII	Name/Description
96	20		Vendor specific
97	20		EEPROM
98	20		
99	20		
100	20		
101	20		
102	20		
103	20		
104	20		
105	20		
106	20		
107	20		
108	20		
109	20		
110	20		
111	20		
112	20		
113	20		
114	20		
115	20		
116	20		
117	20		
118	20		
119	20		
120	20		
121	20		
122	20		
123	20		
124	20		
125	20		
126	20		
127	20		
128 - 255	00		Vendor specific. Reserved for future use



# **Digital Diagnostic Monitoring Interface – Intelligent**

### Alarm and Warning Thresholds (2-Wire Address A2h)

Address	# Bytes	Name	Description	Value
00 - 01	2	Temp High Alarm	MSB at low address	95°C¹)
02 - 03	2	Temp Low Alarm	MSB at low address	-20°C¹)
04 - 05	2	Temp High Warning	MSB at low address	90°C¹)
06 - 07	2	Temp Low Warning	MSB at low address	-15°C¹)
08 - 09	2	Voltage High Alarm	MSB at low address	3.7 V <sup>2)</sup>
10 - 11	2	Voltage Low Alarm	MSB at low address	2.85 V <sup>2)</sup>
12 - 13	2	Voltage High Warning	MSB at low address	3.63 V <sup>2)</sup>
14 - 15	2	Voltage Low Warning	MSB at low address	2.97 V <sup>2)</sup>
16 - 17	2	Bias High Alarm	MSB at low address	20 mA
18 - 19	2	Bias Low Alarm	MSB at low address	3.1 mA
20 - 21	2	Bias High Warning	MSB at low address	14.8 mA
22 - 23	2	Bias Low Warning	MSB at low address	4.6 mA
24 - 25	2	Tx Power High Alarm	MSB at low address	–3 dBm
26 - 27	2	Tx Power Low Alarm	MSB at low address	−9.5 dBm
28 - 29	2	Tx Power High Warning	MSB at low address	–4 dBm
30 - 31	2	Tx Power Low Warning	MSB at low address	-8.5 dBm
32 - 33	2	Rx Power High Alarm	MSB at low address	-3.5 dBm
34 - 35	2	Rx Power Low Alarm	MSB at low address	–17 dBm
36 - 37	2	Rx Power High Warning	MSB at low address	–4 dBm
38 - 39	2	Rx Power Low Warning	MSB at low address	–15 dBm
40 - 55	16	Reserved	Reserved for future monitored quantities	

<sup>&</sup>lt;sup>1)</sup> A delta exists between actual transceiver temperature and value shown as measurement is taken internal to an IC located on the underside of the iSFP™ PCB.

<sup>&</sup>lt;sup>2)</sup> Transceiver voltage measured after input filter with typical 0.1 V voltage drop.



# Calibration Constants for External Calibration Option (2-Wire Address A2h)

Address	# Bytes	Name	Description	Value
56 - 59	4	Rx_PWR (4)	Single precision floating point	0
60 - 63	4	Rx_PWR (3)	calibration data, Rx optical power.	0
64 - 67	4	Rx_PWR (2)		0
68 - 71	4	Rx_PWR (1)		1
72 - 75	4	Rx_PWR (0)		0
76 - 77	2	Tx_I(Slope)	Fixed decimal (unsigned) calibration data, laser bias current.	1
78 - 79	2	Tx_I (Offset)	Fixed decimal (signed two's complement) calibration data, laser bias current.	0
80 - 81	2	Tx_PWR (Slope)	Fixed decimal (unsigned) calibration data, transmitter coupled output power.	1
82 - 83	2	Tx_PWR (Offset)	Fixed decimal (signed two's complement) calibration data, transmitter coupled output power.	0
84 - 85	2	T (Slope)	Fixed decimal (unsigned) calibration data, internal module temperature.	1
86 - 87	2	T (Offset)	Fixed decimal (signed two's complement) calibration data, internal module temperature.	0
88 - 89	2	V (Slope)	Fixed decimal (unsigned) calibration data, internal module supply voltage.	1
90 - 91	2	V (Offset)	Fixed decimal (signed two's complement) calibration data, internal module supply voltage.	0
92 - 94	3	Reserved	Reserved	
95	1	Check sum	Byte 95 contains the low order 8 bits of the sum of bytes 0 - 94.	



# A/D Values and Status Bits (2-Wire Address A2h)

Byte	Bit	Name	Description
Conver	rted Analo	g Values. Calibrated 16 Bit	Data.
96	All	Temperature MSB	Internally measured module temperature <sup>1)</sup>
97	All	Temperature LSB	
98	All	V <sub>CC</sub> MSB	Internally measured supply voltage in transceiver
99	All	$V_{\rm CC}$ LSB	
100	All	Tx Bias MSB	Internally measured Tx Bias Current
101	All	Tx Bias LSB	
102	All	Tx Power MSB	Measured Tx output power
103	All	Tx Power LSB	
104	All	Rx Power MSB	Measured Rx input power
105	All	Rx Power LSB	
106	All	Reserved MSB	Reserved for 1st future definition of digitized analog input
107	All	Reserved LSB	Reserved for 1st future definition of digitized analog input
108	All	Reserved MSB	Reserved for 2nd future definition of digitized analog input
109	All	Reserved LSB	Reserved for 2nd future definition of digitized analog input
Option	al Status/0	Control Bits	
110	7	Tx Disable State <sup>2)</sup>	Digital state of the Tx Disable Input Pin
110	6	Soft Tx Disable <sup>2)</sup>	Read/write bit that allows software disable of laser. Writing 1 disables laser
110	5	Reserved	
110	4	Rx Rate Select State <sup>2)</sup>	Digital state of the SFP Rx Rate Select Input Pin
110	3	Soft Rx Rate Select <sup>2)</sup>	Read/write bit that allows software Rx rate select. Writing 1 selects full bandwidth operation. Not implemented.



# A/D Values and Status Bits (2-Wire Address A2h) (cont'd)

Byte	Bit	Name	Description
110	2	Tx Fault	Digital state of the Tx Fault Output Pin
110	1	LOS	Digital state of the LOS Output Pin
110	0	Data_Ready_Bar	Indicates transceiver has achieved power up and data is ready
111	7 - 0	Reserved	Reserved

<sup>&</sup>lt;sup>1)</sup> Temperature measurement is performed on an IC located on the underside of the iSFP™ PCB.

<sup>2)</sup> Not implemented.



# Alarm and Warning Flags (2-Wire Address A2h)

Byte	Bit	Name	Description
112	7	Temp High Alarm	Set when internal temperature exceeds high alarm level
112	6	Temp Low Alarm	Set when internal temperature is below low alarm level
112	5	V <sub>CC</sub> High Alarm	Set when internal supply voltage exceeds high alarm level
112	4	V <sub>CC</sub> Low Alarm	Set when internal supply voltage is below low alarm level
112	3	Tx Bias High Alarm	Set when Tx Bias current exceeds high alarm level
112	2	Tx Bias Low Alarm	Set when Tx Bias current is below low alarm level
112	1	Tx Power High Alarm	Set when Tx output power exceeds high alarm level
112	0	Tx Power Low Alarm	Set when Tx output power is below low alarm level
113	7	Rx Power High Alarm	Set when received power exceeds high alarm level
113	6	Rx Power Low Alarm	Set when received power is below low alarm level
113	5	Reserved Alarm	
113	4	Reserved Alarm	
113	3	Reserved Alarm	
113	2	Reserved Alarm	
113	1	Reserved Alarm	
113	0	Reserved Alarm	
114	All	Reserved	
115	All	Reserved	
116	7	Temp High Warning	Set when internal temperature exceeds high warning level
116	6	Temp Low Warning	Set when internal temperature is below low warning level
116	5	V <sub>CC</sub> High Warning	Set when internal supply voltage exceeds high warning level



# Alarm and Warning Flags (2-Wire Address A2h) (cont'd)

Byte	Bit	Name	Description
116	4	V <sub>CC</sub> Low Warning	Set when internal supply voltage is below low warning level
116	3	Tx Bias High Warning	Set when Tx bias current exceeds high warning level
116	2	Tx Bias Low Warning	Set when Tx bias current is below low warning level
116	1	Tx Power High Warning	Set when Tx output power exceeds high warning level
116	0	Tx Power Low Warning	Set when Tx output power is below low warning level
117	7	Rx Power High Warning	Set when received power exceeds high warning level
117	6	Rx Power Low Warning	Set when received power is below low warning level
117	5	Reserved Warning	
117	4	Reserved Warning	
117	3	Reserved Warning	
117	2	Reserved Warning	
117	1	Reserved Warning	
117	0	Reserved Warning	
118	All	Reserved	
119	All	Reserved	

# Vendor Specific Memory Addresses (2-Wire Address A2h)

Address	# Bytes	Name	Description
120 -127	8	Vendor Specific	Vendor specific

# **User EEPROM (2-Wire Address A2h)**

Address	# Bytes	Name	Description
128 - 247	120	User EEPROM	User writable EEPROM
248 - 255	8	Vendor Specific	Vendor specific control functions



### Multimode 850 nm iSFP™ Transceiver, AC/AC TTL




Figure 7 Example iSFP™ Host Board Schematic and Recommended Host Board Supply Filtering Network



# **Package Outlines**

# **Package Outlines**




Figure 8




Figure 9

#### V23848-N305-C56

Revision History: Previous Version:		2004-06-28	DS2
		2004-01-28	
Page	Subjects (major changes since last revision)		
8, 19, 21, 23	Tables changed		
10	Table "Electrical Characteristics" changed		
16	Eye Safety changed Table "Laser Emission Data" changed		
27	Figure 7 Host Board Schematic changed		

#### Edition 2004-06-28

Published by Infineon Technologies AG, St.-Martin-Strasse 53, 81669 München, Germany
© Infineon Technologies AG 2004. All Rights Reserved.

#### Attention please!

The information herein is given to describe certain components and shall not be considered as a guarantee of characteristics.

Terms of delivery and rights to technical change reserved.

We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein.

#### Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (www.infineon.com).

#### Warnings

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.