

#### **Smart Quad Channel Low-Side Switch**

#### **Features**

- Low ON-resistance 2 x  $0.2~\Omega$  , 2 x  $0.35~\Omega$  (typ.)
- Power SO 20 Package with integrated cooling area
- Overload shutdown
- · Selective thermal shutdown
- Status monitoring
- Overvoltage protection
- Shorted circuit protection
- Standby mode with low current consumption
- μC compatible input
- Electrostatic discharge (ESD) protection

#### **Product Summary**

Supply voltage	Vs	4.8 - 32	٧
Drain source voltage	$V_{DS(AZ)max}$	60	V
On resistance	R <sub>ON(typ) 1,2</sub>	0.2	Ω
	R <sub>ON(typ) 3,4</sub>	0.35	Ω
Output current	I <sub>D 1,2</sub>	2 x 5	Α
	I <sub>D 3,4</sub>	2 x 3	Α




#### **Application**

- All kinds of resistive and inductive loads (relays, electromagnetic valves)
- μC compatible power switch for 12 and 24 V applications
- Solenoid control switch in automotive and industrial control systems

#### **General description**


Quad channel Low-Side-Switch (2x5A/2x3A) in Smart Power Technology (SPT) with four separate inputs and four open drain DMOS output stages. The TLE 6216 is fully protected by embedded protection functions and designed for automotive and industrial applications.

#### **Block diagram**





# Pin Configuration (Top view)



P - DSO - 20 - 12


# **Pin Description**

Pin	Symbol	Function
1	GND	Ground
2	OUT1	Power Output channel 1
3	ST1	Status Output channel 1
4	IN4	Control Input channel 4
5	VS	Supply Voltage
6	STBY	Standby
7	IN3	Control Input channel 3
8	ST2	Status Output channel 2
9	OUT2	Power Output channel 2
10	GND	Ground
11	GND	Ground
12	OUT3	Power Output channel 3
13	ST3	Status Output channel 3
14	IN2	Control Input channel 2
15	GND	Ground Logic
16	ENA	Enable Input for all four channels
17	IN1	Control Input channel 1
18	ST4	Status Output channel 4
19	OUT4	Power Output channel 4
20	GND	Ground

Heat slug internally connected to ground pins




### **Detailed Block Diagram**





## **Block Diagram of Open Load Detection**





# Maximum Ratings for $T_j = -40$ °C to 150°C

Parameter	Symbol	Values	Unit
Supply voltage	$V_{\rm S}$	-0.3 + 40	V
Supply voltage operational range	V <sub>S</sub>	+ 4.8 + 32	V
Continuous drain source voltage (OUT1OUT4)	$V_{ m DS}$	40	V
Input voltage IN1 to IN4, ENA	$V_{\text{IN}}$ , $V_{\text{ENA}}$	- 0.3 + 6	V
I <sub>I</sub> < 10  mA		-1.5+6	
Input voltage STBY	$V_{STBY}$	- 0.3 + 40	V
Status output voltage	V <sub>ST</sub>	- 0.3 + 32	V
Operating temperature range	T <sub>j</sub>	- 40 + 150	°C
during clamping; $\Sigma t$ = 30 min	$T_{\rm j}$	175	
during clamping; $\Sigma t$ = 15 min	$T_{\rm j}$	190	
Storage temperature range	$T_{ m stg}$	- 55 + 150	
Output current per channel	$I_{D(lim)}$	overload shutdown	Α
Output current at reversal supply	I <sub>D 1,2</sub>	- 4	Α
	I <sub>D 3,4</sub>	- 2	
Status output current	I <sub>ST</sub>	- 5 + 5	mA
Inductive load switch off dissipation energy $T_j = 25^{\circ}C$	<b>E</b> <sub>AS</sub>	50	mJ
Electrostatic Discharge Voltage (HBM) according to MIL STD 883D, method 3015.7 and EOS/ESD assn. Standard S5.1 – 1993 Output 1-4 Pins All other Pins	$V_{ m ESD}$ $V_{ m ESD}$	4000 2000	V V
Thermal resistance			
junction - case	$R_{thJC}$	2	K/W
Maximum operating lifetime (according to "Ambient thermal conditions")	t <sub>b</sub>	10000	h

#### **Ambient thermal conditions**

T <sub>Ambient</sub> temperature range	operating periods
-40 °C	2 %
-20 °C	10 %
25 °C	24 %
60 °C	34 %
80 °C	24 %
100 °C	5 %
> 120 °C	1 %



#### **Electrical Characteristics**

$V_S = 4.8 \text{ to } 18 \text{ V}; \ T_j = -40 \text{ °C to } + 150 \text{ °C } \\ \text{(unless otherwise specified)} \\ \hline \textbf{1. Power Supply (Vs)} \\ \hline \textbf{Supply current (Outputs ON)} & I_S \\ \hline \textbf{Supply current (Outputs OFF)} & I_S \\ \hline \textbf{V}_{ENA} = L, \ V_{STBY} = H \\ \hline \textbf{Operating voltage} & V_S & 4.8 \\ \hline \textbf{Standby current} & V_{STBY} = L & I_S \\ \hline \textbf{2. Power Outputs} \\ \hline \textbf{ON state resistance Channel } 1,2 & T_j = 25 \text{ °C } \\ I_D = 1A; \ V_S \geq 9.5 \text{ V} & T_j = 125 \text{ °C } \\ I_D = 1A; \ V_S \geq 9.5 \text{ V} & T_j = 125 \text{ °C } \\ I_D = 1A; \ V_S \geq 9.5 \text{ V} & T_j = 125 \text{ °C } \\ I_D = 1A; \ V_S \geq 9.5 \text{ V} & T_j = 125 \text{ °C } \\ I_D = 1A; \ V_S \geq 9.5 \text{ V} & T_j = 125 \text{ °C } \\ I_D = 1A; \ V_S \geq 9.5 \text{ V} & T_j = 125 \text{ °C } \\ I_D = 1A; \ V_S \geq 9.5 \text{ V} & T_j = 125 \text{ °C } \\ I_D = 1A; \ V_S \geq 9.5 \text{ V} & T_j = 125 \text{ °C } \\ I_D = 1A; \ V_S \geq 9.5 \text{ V} & T_j = 125 \text{ °C } \\ I_D = 1A; \ V_S \geq 9.5 \text{ V} & T_j = 125 \text{ °C } \\ I_D = 1A; \ V_S \geq 9.5 \text{ V} & T_j = 125 \text{ °C } \\ I_D = 1A; \ V_S \geq 9.5 \text{ V} & T_j = 125 \text{ °C } \\ I_D = 1A; \ V_S \geq 9.5 \text{ V} & T_j = 125 \text{ °C } \\ I_D = 1A; \ V_S \geq 9.5 \text{ V} & T_j = 125 \text{ °C } \\ I_D = 1A; \ V_S \geq 9.5 \text{ V} & T_j = 125 \text{ °C } \\ I_D = 1A; \ V_S \geq 9.5 \text{ V} & T_j = 125 \text{ °C } \\ I_D = 1000 \text{ mA} & V_{DS(AZ)} & 45 \\ \hline \textbf{Pull down resistor} & T_j = 25 \text{ °C } & R_{PD} & 14 \\ V_{STBY} = H, \ V_N = L & T_j = -40 \text{ °C } \dots 150 \text{ °C } \\ \hline \textbf{Vafor C} & 100 \text{ output On delay time} & I_D = 1A & I_{on} & 0 \\ \hline \textbf{Output on delay time} & I_D = 1A & I_{on} & 5 \\ \hline \textbf{Output of flal time} & I_D = 1A & I_{on} & 5 \\ \hline \textbf{Output off status delay time} & I_D = 1A & I_{on} & 5 \\ \hline \textbf{Output off status delay time} & I_D = 1A & I_{on} & 5 \\ \hline \textbf{Output of status delay time} & I_D = 1A & I_{on} & 5 \\ \hline \textbf{Output on status delay time} & I_D = 1A & I_{on} & 5 \\ \hline \textbf{Output on status delay time} & I_D = 1A & I_{on} & 5 \\ \hline \textbf{Output on status delay time} & I_D = 1A & I_{on} & 5 \\ \hline \textbf{Output on status delay time} & I_D = 1A & I_{on} & 5 \\ \hline \textbf{Output on status delay time} & I_D = 1A & I_{on} & 5 \\ \hline Output on status delay ti$	s	ymbol		Unit
Supply current (Outputs ON) Supply current (Outputs OFF) $V_{\text{ENA}} = \text{L}, V_{\text{STBY}} = \text{H}$ Operating voltage Standby current $V_{\text{STBY}} = \text{L}$ $V_{\text{S}} = \text{L}, V_{\text{STBY}} = \text{L}$ On state resistance Channel 1,2 $V_{\text{S}} = \text{L}, V_{\text{S}} = \text{L}$ On state resistance Channel 1,2 $V_{\text{S}} = \text{L}, V_{\text{S}} = \text{L}$ On state resistance Channel 1,2 $V_{\text{S}} = \text{L}, V_{\text{S}} = \text{L}$ On state resistance Channel 3,4 $V_{\text{S}} = \text{L}, V_{\text{S}} = \text{L}$ On state resistance Channel 3,4 $V_{\text{S}} = \text{L}, V_{\text{S}} = \text{L}$ On state resistance Channel 3,4 $V_{\text{S}} = \text{L}, V_{\text{S}} = \text{L}$ On state resistance Channel 3,4 $V_{\text{S}} = \text{L}, V_{\text{S}} = \text{L}$ On state resistance Channel 3,4 $V_{\text{S}} = \text{L}, V_{\text{S}} = \text{L}$ On state resistance Channel 3,4 $V_{\text{S}} = \text{L}, V_{\text{S}} = \text{L}$ $V_{\text{S}} = \text{L}, V_{\text{S}} = \text{L}$ $V_{\text{S}} = \text{L}, V_{\text{S}} = \text{L}$ On state resistance Channel 3,4 $V_{\text{S}} = \text{L}, V_{\text{S}} = \text{L}$ $V_{\text{S}} = \text{L}, V_{\text{S}} = \text{L}$ $V_{\text{S}} = \text{L}, V_{\text{S}} = \text{L}$ On the state resistance Channel 3,4 $V_{\text{S}} = \text{L}, V_{\text{S}} = \text{L}$ $V_{\text{S}} = \text{L}, V_{\text{S}} = \text{L}$ $V_{\text{S}} = \text{L}, V_{\text{S}} = \text{L}$ On the state resistance Channel 3,4 $V_{\text{S}} = \text{L}, V_{\text{S}} = \text{L}$ $V_{\text{S}} = \text{L}, V_{\text{S}} = \text{L}$ On the state resistance Channel 3,4 $V_{\text{S}} = \text{L}, V_{\text{S}} = \text{L}$ $V_{\text{S}} = \text{L}, V_{\text{S}} = \text{L}$ On the state resistance Channel 3,4 $V_{\text{S}} = \text{L}, V_{\text{S}} = \text{L}$ On the state sesistance Channel 3,4 $V_{\text{S}} = \text{L}, V_{\text{S}} = \text{L}$ On the state sesistance Channel 3,4 $V_{\text{S}} = \text{L}, V_{\text{S}} = \text{L}, V_{\text{D}} = \text{L}$ On the state sesistance Channel 3,4 $V_{\text{S}} = \text{L}, V_{\text{S}} = \text{L}, V_{\text{D}} = \text{L}$ On the state sesistance Channel 3,4 $V_{\text{S}} = \text{L}, V_{\text{S}} = \text{L}, V_{\text{D}} = \text{L}$ On the state sesistance Channel 3,4 $V_{\text{S}} = \text{L}, V_{\text{S}} = \text{L}, V_{\text{D}} = \text{L}$ On the state sesistance channel 3,4 $V_{\text{D}} = \text{L}, V_{\text{D}} = \text{L}, V_{\text{D}} = \text{L}$ On the state sesistance sesistance channel 3,4 $V_{\text{D}} $	ı typ		max	
Supply current (Outputs ON)  Supply current (Outputs OFF) $V_{\text{ENA}} = \text{L}$ , $V_{\text{STBY}} = \text{H}$ Operating voltage  Standby current $V_{\text{STBY}} = \text{L}$ $V_{\text{S}} = \text{L}$ On state resistance Channel 1,2 $V_{\text{S}} = \text{L}$ $V_{\text{S}} = \text{L}$ On state resistance Channel 1,2 $V_{\text{S}} = \text{L}$ $V_{\text{D}} = $				
Supply current (Outputs OFF) $V_{\text{ENA}} = L$ , $V_{\text{STBY}} = H$ Operating voltage $V_{\text{S}} = L$ , $V_{\text{S}} = L$ , $V_{\text{S}} = L$ Operating voltage $V_{\text{S}} = L$ On State resistance Channel 1,2 $V_{\text{S}} = 25^{\circ}\text{C}$ $V_{\text{D}} = 14, V_{\text{S}} \ge 9.5\text{V}$ $V_{\text{D}} = 150^{\circ}\text{C}^2$ ON state resistance Channel 3,4 $V_{\text{D}} = 125^{\circ}\text{C}^2$ $V_{\text{D}} = 14, V_{\text{S}} \ge 9.5\text{V}$ $V_{\text{D}} = 150^{\circ}\text{C}^2$ ON state resistance Channel 3,4 $V_{\text{D}} = 125^{\circ}\text{C}^2$ $V_{\text{D}} = 14, V_{\text{S}} \ge 9.5\text{V}$ $V_{\text{D}} = 125^{\circ}\text{C}^2$ $V_{\text{D}} = 150^{\circ}\text{C}^2$ $V_{\text{D}} = 14, V_{\text{N}} \ge 9.5\text{V}$ $V_{\text{D}} = 125^{\circ}\text{C}^2$ $V_{\text{D}} = 150^{\circ}\text{C}^2$ $V_{\text{D}} = 14, V_{\text{N}} \ge 9.5\text{V}$ $V_{\text{D}} = 100^{\circ}\text{MA}$ $V_{\text{DS}(AZ)} = 1.4^{\circ}\text{C}$ $V_{\text{STBY}} = 1.4^{\circ}\text{C}$ $V_{\text{STBY}} = 1.4^{\circ}\text{C}$ $V_{\text{STBY}} = 1.4^{\circ}\text{C}$ Output Leakage Current $V_{\text{STBY}} = 1.4^{\circ}\text{C}$ $V_{\text{D}} = 1.4^{\circ}\text{C}$ $V_{\text{D}} = 1.4^{\circ}\text{C}$ Output of delay time $V_{\text{D}} = 1.4^{\circ}\text{C}$ Output off delay time $V_{\text{D}} = 1.4^{\circ}\text{C}$ Output off status delay time $V_{\text{D}} = 1.4^{\circ}\text{C}$ Output on status delay time $V_{\text{D}} = 1$			8	m/
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			4	m/
Operating voltage $V_S$ 4.8 Standby current $V_{STBY} = L$ $I_S$ 2. Power Outputs  ON state resistance Channel 1,2 $T_j = 25 ^{\circ} C$ $T_j = 125 ^{\circ} C$ $T_j = 150 ^{\circ} C^2$ ON state resistance Channel 3,4 $T_j = 25 ^{\circ} C$ $T_j = 150 ^{\circ} C^2$ ON state resistance Channel 3,4 $T_j = 25 ^{\circ} C$ $T_j = 150 ^{\circ} C^2$ $I_D = 1A; V_S \geq 9.5 ^{\circ} V$ $I_J = 125 ^{\circ} C$ $I_J = 150 ^{\circ} C^2$ Z-Diode clamping voltage (OUT14) $I_D \geq 100 ^{\circ} M$ $V_{DS(AZ)}$ 45 Ppull down resistor $I_J = 25 ^{\circ} C$ $I_J = 100 ^{\circ} M$ $I_J = 100 ^{\circ$		5		1117
Standby current $V_{STBY} = L$ $I_S$ 2. Power Outputs  ON state resistance Channel 1,2 $T_j = 25 ^{\circ}$ C $T_j = 125 ^{\circ}$ C $T_j = 125 ^{\circ}$ C $T_j = 125 ^{\circ}$ C $T_j = 150 ^{\circ}$ C $T_j = 125 ^{\circ}$ C $T_j = 150 ^{\circ}$ C $T_j = 25 ^{\circ}$ C $T_j = -40 ^{\circ}$ C150 $^{\circ}$ C $T_j = 10 ^{\circ}$	8	/ <sub>0</sub>	32	V
2. Power Outputs  ON state resistance Channel 1,2	.0	_	10	μA
ON state resistance Channel 1,2 $T_j = 25 ^{\circ}$ C $T_j = 125^{\circ}$ C $T_j = 125^{\circ}$ C $T_j = 125^{\circ}$ C $T_j = 150^{\circ}$		<u> </u>		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	0.2	SDS(ON)		Ω
ON state resistance Channel 3,4	0.2	*DS(ON)	0.5	
ON state resistance Channel 3,4 $T_j = 25 ^{\circ} ^{\circ}$			0.5	
$I_D=1A; \ V_S \geq 9.5 \ V \qquad \qquad T_j=125^\circ C^1 \qquad \qquad T_j=150^\circ C^2 \qquad \qquad$	0.35	RDS(ON)		2
$T_j = 150^{\circ}C^2$ Z-Diode clamping voltage (OUT14) $I_D \ge 100 \text{ mA}$ $V_{DS(AZ)}$ 45 Pull down resistor $T_j = 25 ^{\circ}C$ $R_{PD}$ 14 $V_{STBY} = H, V_{IN} = L$ $T_j = -40 ^{\circ}C150^{\circ}C$ 10 Output Leakage Current $V_{STBY} = L$ $I_{DIk}$ $T_j = -40^{\circ}C150^{\circ}C$ wafer test at $25^{\circ}C$ $0$ Output on delay time $T_j = -40^{\circ}C150^{\circ}C$ wafer test at $25^{\circ}C$ $0$ Output off delay time $T_j = -40^{\circ}C150^{\circ}C$ wafer test at $25^{\circ}C$ $0$ Output off delay time $T_j = -40^{\circ}C150^{\circ}C$ wafer test at $25^{\circ}C$ $0$ Output off stalus delay time $T_j = -40^{\circ}C150^{\circ}C$ wafer test at $25^{\circ}C$ $0$ Output off delay time $T_j = -40^{\circ}C150^{\circ}C$ wafer test at $25^{\circ}C$ $0$ Output off delay time $T_j = -40^{\circ}C150^{\circ}C$ wafer test at $25^{\circ}C$ $0$ Output off stalus delay time $T_j = -40^{\circ}C150^{\circ}C$ wafer test at $25^{\circ}C$ $0$ Output off stalus delay time $T_j = -40^{\circ}C150^{\circ}C$ wafer test at $25^{\circ}C$ $0$ Output off stalus delay time $T_j = -40^{\circ}C150^{\circ}C$ wafer test at $25^{\circ}C$ $0$ Output off stalus delay time $T_j = -40^{\circ}C150^{\circ}C$ wafer test at $25^{\circ}C$ $0$ Output off stalus delay time $T_j = -40^{\circ}C150^{\circ}C$ wafer test at $25^{\circ}C$ $0$ Output off stalus delay time $T_j = -40^{\circ}C150^{\circ}C$ wafer test at $25^{\circ}C$ $0$ Output off stalus delay time $T_j = -40^{\circ}C150^{\circ}C$ wafer test at $25^{\circ}C$ $T_{jal} = -40^{\circ}C150^{\circ}C$		-DO(ON)	0.75	
Z-Diode clamping voltage (OUT14) $I_D \ge 100 \text{ mA}$ $V_{DS(AZ)}$ 45 Pull down resistor $T_j = 25 ^{\circ}\text{C}$ $R_{PD}$ 14 $V_{STBY} = H$ , $V_{IN} = L$ $T_j = -40 ^{\circ}\text{C}$ 150 $^{\circ}\text{C}$ 10 Output Leakage Current $V_{STBY} = L$ $I_{DIk}$ $T_j = -40 ^{\circ}\text{C}$ 150 $^{\circ}\text{C}$ wafer test at 25 $^{\circ}\text{C}$ $V_{STBY} = L$ $I_{DIk}$ $V_{STBY} = L$ $V_{ID}$ $V_{I$			0.75	
Pull down resistor $T_j = 25 ^{\circ}\text{C}$ $R_{PD}$ 14 $V_{STBY} = H$ , $V_{IN} = L$ $T_j = -40 ^{\circ}\text{C} \dots 150 ^{\circ}\text{C}$ 10 Output Leakage Current $V_{STBY} = L$ $T_{j} = -40 ^{\circ}\text{C} \dots 150 ^{\circ}\text{C}$ wafer test at 25 $^{\circ}\text{C}$ $V_{STBY} = L$ $V_{DIk}$ $V$	15	/ <sub>DS(AZ)</sub>	60	\
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	14 20		26	k۵
$T_{j} = -40^{\circ}\text{C}150^{\circ}\text{C} \\ \text{wafer test at } 25^{\circ}\text{C}$ Output on delay time $^{3}$ $I_{D} = 1 \text{ A}$ $t_{on}$ 0 Output off delay time $^{3}$ $I_{D} = 1 \text{ A}$ $t_{off}$ 5 Output on fall time $^{3}$ $I_{D} = 1 \text{ A}$ $t_{fall}$ 5 Output off rise time $^{3}$ $I_{D} = 1 \text{ A}$ $t_{rise}$ 5 Output off status delay time $^{3}$ $I_{D} = 1 \text{ A}$ $t_{rise}$ 5 Output on status delay time $^{4}$ $t_{5}$ 0 Overload switch-off delay time $^{4}$ $t_{5}$ 0 Overload switch-off delay time $^{4}$ $t_{5}$ 0  3. Digital Inputs (IN1, IN2, IN3, IN4, ENA) Input low voltage $V_{INL}$ - 0.3 Input high voltage $V_{INH}$ 2.0 Input voltage hysteresis $^{4}$ $V_{INHys}$ 50 Input pull down current $V_{IN} = 5 \text{ V}$ ; $V_{S} \ge 6.5 \text{ V}$ $I_{IN}$ 10 Enable pull down current $V_{ENA} = 5 \text{ V}$ ; $V_{S} \ge 6.5 \text{ V}$ $I_{ENA}$ 10	10		40	
Output on delay time $^3$ $I_D = 1$ A $t_{on}$ 0 Output off delay time $^3$ $I_D = 1$ A $t_{off}$ 5 Output on fall time $^3$ $I_D = 1$ A $t_{fall}$ 5 Output off rise time $^3$ $I_D = 1$ A $t_{rise}$ 5 Output off status delay time $^3$ $I_D = 1$ A $t_{rise}$ 5 Output off status delay time $^3$ $I_D = 1$ A $t_{fall}$ 10 Output on status delay time $^4$ $t_5$ 0 Overload switch-off delay time $t_5$ 50  3. Digital Inputs (IN1, IN2, IN3, IN4, ENA) Input low voltage $t_{IN1}$ $t_{IN2}$ $t_{IN3}$ $t_{IN4}$ $t_{IN4}$ $t_{IN5}$		$I_{Dlk}$		
Output on delay time $^3$ $I_D = 1$ A $t_{on}$ 0 Output off delay time $^3$ $I_D = 1$ A $t_{off}$ 5 Output on fall time $^3$ $I_D = 1$ A $t_{fall}$ 5 Output off rise time $^3$ $I_D = 1$ A $t_{rise}$ 5 Output off status delay time $^3$ $I_D = 1$ A $t_{rise}$ 5 Output off status delay time $^4$ $t_5$ Overload switch-off delay time $t_5$ 0 Overload switch-off delay time $t_5$ 0 Overload switch-off delay time $t_7$ 0 Output low voltage $t_7$ 0 Overload switch-off delay time $t_7$ 0 Ov			5	μΑ
Output off delay time $^3$ $I_D = 1$ A $t_{off}$ 5 Output on fall time $^3$ $I_D = 1$ A $t_{fall}$ 5 Output off rise time $^3$ $I_D = 1$ A $t_{rise}$ 5 Output off status delay time $^3$ $I_D = 1$ A $t_{1}$ 10 Output on status delay time $^4$ $t_{2}$ 0 Overload switch-off delay time $t_{2}$ 10 Overload switch-off delay time $t_{2}$ 10 Output low voltage $t_{2}$ 11 Output low voltage $t_{2}$ 12 Output voltage hysteresis $t_{2}$ 12 Output pull down current $t_{2}$ 13 Output pull down current $t_{2}$ 14 Output pull down current $t_{2}$ 15 Output pull down current $t_{2}$ 16 Output pull down current $t_{2}$ 17 Output pull down current $t_{2}$ 18 Outputs (ST1 - ST4) Open Drain	2 5		1	μΑ
Output on fall time $^3$ $I_D = 1$ A $t_{fall}$ 5 Output off rise time $^3$ $I_D = 1$ A $t_{rise}$ 5 Output off status delay time $^3$ $I_D = 1$ A $t_4$ 10 Output on status delay time $^4$ $t_5$ Overload switch-off delay time $t_{DSO}$ 50  3. Digital Inputs (IN1, IN2, IN3, IN4, ENA)  Input low voltage $t_{DSO}$ $t$				μ
Output off rise time $^3$ $I_D = 1$ A $t_{rise}$ 5 Output off status delay time $^3$ $I_D = 1$ A $t_4$ 10 Output on status delay time $^4$ $t_5$ Overload switch-off delay time $t_{DSO}$ 50 3. Digital Inputs (IN1, IN2, IN3, IN4, ENA)  Input low voltage $V_{INL}$ - 0.3 Input high voltage $V_{INH}$ 2.0 Input voltage hysteresis $^4$ $V_{IN} = 5$ V; $V_S \ge 6.5$ V $V_{IN}$ 10 Enable pull down current $V_{ENA} = 5$ V; $V_S \ge 6.5$ V $V_{ENA}$ 10 4. Digital Status Outputs (ST1 - ST4) open Drain			40	
Output off status delay time $^3$ $I_D = 1$ A $t_4$ 10 Output on status delay time $^4$ $t_5$ Overload switch-off delay time $t_{DSO}$ 50 3. Digital Inputs (IN1, IN2, IN3, IN4, ENA) Input low voltage $t_{DSO}$ $t_{DSO}$ $t_{DSO}$ $t_{DSO}$ Input high voltage $t_{DSO}$ $t_{DS$			50	
Output on status delay time $^4$ $t_5$ Overload switch-off delay time $^4$ $t_{DSO}$ 50  3. Digital Inputs (IN1, IN2, IN3, IN4, ENA)  Input low voltage $V_{INL}$ - 0.3  Input high voltage $V_{INH}$ 2.0  Input voltage hysteresis $^4$ $V_{INHys}$ 50  Input pull down current $V_{IN} = 5 \text{ V}; \text{ V}_S \ge 6.5 \text{ V}$ $I_{IN}$ 10  Enable pull down current $V_{ENA} = 5 \text{ V}; \text{ V}_S \ge 6.5 \text{ V}$ $I_{ENA}$ 10  4. Digital Status Outputs (ST1 - ST4) open Drain			50 60	
Overload switch-off delay time $t_{DSO}$ 50  3. Digital Inputs (IN1, IN2, IN3, IN4, ENA)  Input low voltage $V_{INL}$ - 0.3  Input high voltage $V_{INH}$ 2.0  Input voltage hysteresis $t_{IN}$	10		50	
3. Digital Inputs (IN1, IN2, IN3, IN4, ENA) Input low voltage $V_{\text{INL}}$ - 0.3 Input high voltage $V_{\text{INH}}$ 2.0 Input voltage hysteresis $^4$ $V_{\text{INHys}}$ 50 Input pull down current $V_{\text{IN}} = 5 \text{ V}; V_{\text{S}} \ge 6.5 \text{ V}$ $I_{\text{IN}}$ 10 Enable pull down current $V_{\text{ENA}} = 5 \text{ V}; V_{\text{S}} \ge 6.5 \text{ V}$ $I_{\text{ENA}}$ 10  4. Digital Status Outputs (ST1 - ST4) open Drain	50 100			
Input low voltage $V_{INL}$ - 0.3 Input high voltage $V_{INH}$ 2.0 Input voltage hysteresis $^4$ $V_{IN}$ 50 Input pull down current $V_{IN} = 5 \text{ V}; \text{ V}_S \ge 6.5 \text{ V}$ $I_{IN}$ 10 Enable pull down current $V_{ENA} = 5 \text{ V}; \text{ V}_S \ge 6.5 \text{ V}$ $I_{ENA}$ 10  4. Digital Status Outputs (ST1 - ST4) open Drain	100	OSO .		
Input high voltage $V_{\text{INH}}$ 2.0 Input voltage hysteresis <sup>4</sup> $V_{\text{INHys}}$ 50 Input pull down current $V_{\text{IN}} = 5 \text{ V}; V_{\text{S}} \ge 6.5 \text{ V}$ $I_{\text{IN}}$ 10 Enable pull down current $V_{\text{ENA}} = 5 \text{ V}; V_{\text{S}} \ge 6.5 \text{ V}$ $I_{\text{ENA}}$ 10 4. Digital Status Outputs (ST1 - ST4) open Drain	2	/	10	,
Input voltage hysteresis $^4$ $V_{\text{INHys}}$ 50 Input pull down current $V_{\text{IN}} = 5 \text{ V}; V_{\text{S}} \ge 6.5 \text{ V}$ $I_{\text{IN}}$ 10 Enable pull down current $V_{\text{ENA}} = 5 \text{ V}; V_{\text{S}} \ge 6.5 \text{ V}$ $I_{\text{ENA}}$ 10 4. Digital Status Outputs (ST1 - ST4) open Drain			1.0	
Input pull down current $V_{IN} = 5 \text{ V}; V_S \ge 6.5 \text{ V}$ $I_{IN}$ 10 Enable pull down current $V_{ENA} = 5 \text{ V}; V_S \ge 6.5 \text{ V}$ $I_{ENA}$ 10 4. Digital Status Outputs (ST1 - ST4) open Drain			6.0	/
Enable pull down current $V_{ENA} = 5 \text{ V}; V_S \ge 6.5 \text{ V}$ $I_{ENA}$ 10  4. Digital Status Outputs (ST1 - ST4) open Drain				m\
4. Digital Status Outputs (ST1 - ST4) open Drain				μΑ
	10 20	ENA	40	μA
		/o	0.5	\
Leakage current high $I_{STH}$			2	μ <i>Α</i>

<sup>&</sup>lt;sup>1</sup> Measured on P-DSO-20 devices

Measured on P-DSO-20 devices <sup>2</sup> Measured on chip, bond wires not included <sup>3</sup> See timing diagram, resitive load condition;  $V_S \ge 9 \text{ V}$  <sup>4</sup> This parameter will not be tested but assured by design



#### **Electrical Characteristics**

Parameter and Conditions		Symbol	Values			Unit
$V_S$ = 4.8 to 18 V ; $T_j$ = -40 °C to + 150 ° (unless otherwise specified)	С		min	typ	max	
5. Standby Input (STBY)						•
Input low voltage		$V_{STBY}$	0		1	V
Input high voltage		$V_{STBY}$	3.5		Vs	V
Input current	V <sub>STBY</sub> = 18 V	I <sub>STBY</sub>			300	μA
6. Diagnostic Functions						
Open load detection voltage	$V_S \ge 6.5 \text{ V}$	$V_{\rm DS(OL)}$	0.525		0.575	*Vs
$V_{ENA} = X$ , $V_{IN} = L$ , $V_{DC} = 0$ <sup>5</sup>						
Open load compare voltage	$V_S \ge 6.5 \text{ V}$	V <sub>DS(OL)C</sub>	V <sub>DSC</sub> -1.5		V <sub>DSC</sub> -1.0	V
$V_{ENA} = X, V_{IN} = L, 18V \ge V_{DSC} \ge V_{DS(OL)}^{5}$						
Open load current channel 1,2	$V_S \ge 6.5 \text{ V}$	I <sub>D(OL) 1,2</sub>	160		480	mA
$V_{ENA} = H, V_{IN} = H$						
Open load current channel 3,4	$V_S \ge 6.5 \text{ V}$	I <sub>D(OL) 3,4</sub>	160		480	mA
$V_{ENA} = H, V_{IN} = H$						
Overload threshold current channel 1,2	$V_S \ge 6.5 \text{ V}$	I <sub>D(lim) 1,2</sub>	5	7.5		Α
Overload threshold current channel 3,4	$V_S \ge 6.5 \text{ V}$	I <sub>D(lim) 3,4</sub>	3	5		Α
Overtemperature shutdown threshold <sup>6</sup>		$\mathcal{T}_{th}$	170		200	°C
Hysteresis		$T_{hys}$		10		K

Table 1:

Channel	Compared with Channel
V <sub>DS(OL)</sub> 1	4
V <sub>DS(OL)</sub> 2	3
V <sub>DS(OL)</sub> 3	2
V <sub>DS(OL)</sub> 4	1

V7.1 Page 7 of 17 18.10.02

V<sub>DSC</sub> is the output voltage of the corresponding channel, paired for open load detection Corresponding outputs are channel 1 and 4, channel 2 and 3 (see table 1).
 This parameter will not be tested but assured by design



#### **Application Description**

This IC is especially designed to drive inductive loads (relays, electromagnetic valves). Integrated clamp-diodes limit the output voltage when inductive loads are discharged.

Four open-drain logic outputs indicate the status of the integrated circuit. The following conditions are monitored and signaled:

- Overloading of output (also shorted load to supply) in active mode
- Open and shorted load to ground in active and inactive mode
- Overtemperature

#### **Circuit Description**

#### **Input Circuits**

The control and enable inputs, both active high, consist of schmitt triggers with hysteresis. All inputs are connected with pull-down current sources. Not connected inputs are interpreted as LOW.

In <u>standby mode</u> (STBY = LOW) the current consumption is greatly reduced. The circuit is active when STBY = HIGH.

If the standby function is not used, it is allowed to connect the standby pin directly to V<sub>s</sub>.

#### **Switching Stages**

The four power outputs consist of DMOS-power transistors with open drains. The output stages are shorted loads protected throughout the operating range. Integrated clamp-diodes limit voltage overshoots produced when inductive loads are demagnetized.

Parallel to the DMOS transistors there are internal pull down resistors. They are provided to detect an open load condition in the off state. They will be disconnected in the standby mode.

#### **Protective Circuits**

The outputs are protected against current overload and overtemperature.

There is no protection against reverse polarity of the supply voltage.

#### **Error Detection**

The status outputs indicate the switching state under normal conditions (LOW = off; HIGH = on). If an error occurs, the logic level of the status output is inverted, as listed in the diagnostic table below. The state of the error detection circuits is directly dependent on the input status.

If <u>current overload</u> or <u>overtemperature</u> occurs, the error condition is stored into an internal register and the output is shutdown. The reset is done by switching off the corresponding control input.

Open load is detected for all four channels in on and off mode. In the on mode the load current is monitored. If it drops below the specified threshold value, then an open load condition is detected.



In the off mode, the output voltage is monitored.

An open load condition is detected when the output voltage of a given channel is below 55 % of the supply voltage Vs. Also the output voltages of two outputs are compared against each other in off condition with a fixed offset of typ. 1.25 V to recognize GND bypasses. To suppress fault diagnosis during the flyback phase of the compared output, the diagnostic circuit includes a latch function.

Reset of this latch is done at end of the flyback phase, additionally it can be reset by a low signal on the enable input or a high signal of the input line.

See block diagram of open load detection on page 4.

#### **Diagnostic Table**

In general the status follows the input signal in normal operating conditions.

If any error is detected the status is inverted.

Operating Condition	Standby Input	Enable Input	Control Input	Power Output	Status Output
	STBY	ENA	IN	OUT	ST
Standby	L	Х	Х	OFF	Н
Normal function	H H H	L L H	L H L H	OFF OFF OFF ON	L L L
Open load or short to ground	H H H H	L L H H	L H L H	OFF OFF OF	H H H
Overload or short to supply	Н	Н	Н	OFF	L
latched overload	H H	H L	H H	OFF OFF	L H
reset latch	Н	X	$H \rightarrow L$	OFF	L
Overtemperature	Н	Н	Н	OFF	L
latched overtemperature	H H	H L	H H	OFF OFF	L H
reset latch	Н	X	$H \rightarrow L$	OFF	L




### **Diagnostic (continued)**


The following diagrams show the dynamical behavior of the status output in case of different errors.

The symbol **F** defines the moment of failure occurrence.


#### Output open load or short circuit to GND




#### **Output overload**




#### Overtemperature of the chip



#### **Load Bypass**










# **Application Circuit**




The blocking capacitor C is recommended to avoid critical negative voltage spikes on VS in case of battery interruption during OFF-commutation.




# **Timing Diagrams**

# **Output Slope**



# **Overload Switch OFF Delay**






### **Ordering code**


Туре	Ordering Code	Package
TLE6216 G	on request	P - DSO - 20 – 12
TLE6216 C	on request	Bare dice on wafer


# **Pad Assignment**






# Package dimensions All dimensions in mm









# **Revision List:**

01.09.2001	Target Datasheet	V1
01.11.2001	First revision	V3
04.03.2002	Second revision	V4
30.04.2002	Third revision	V5
30.07.2002	Preliminary Datasheet	V6
09.09.2002	Final Datasheet	V7
18.10.02	Update typers	V7.1



Published by Infineon Technologies AG, Bereich Kommunikation St.-Martin-Strasse 76, D-81541 München © Infineon Technologies AG 1999 All Rights Reserved.

#### Attention please!

The information herein is given to describe certain components and shall not be considered as warranted characteristics. Terms of delivery and rights to technical change reserved.

We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein.

Infineon Technologies is an approved CECC manufacturer.

#### Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office in Germany or our Infineon Technologies Representatives worldwide (see address list).

#### Warnings

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.