## AMD - K7 ${ }^{\text {TM }}$ System Clock Chip

## Recommended Application:

VIA K7 style chipset

## Output Features:

- 1 - Differential pair open drain CPU clocks
- 1 - Single-ended open drain CPU clock
- 13 - SDRAM @ 3.3V
- 6 - PCI @3.3V,
- $1-48 \mathrm{MHz}$, @3.3V fixed.
- $1-24 / 48 \mathrm{MHz}$ @ 3.3 V
- 2 - REF @3.3V, 14.318MHz.


## Features:

- Up to 155 MHz frequency support
- Support power management: CPU stop and Power down Mode from $\mathrm{I}^{2} \mathrm{C}$ programming.
- Spread spectrum for EMI control (0 to -0.5\% down spread, $\pm 0.25 \%$ center spread).
- Uses external 14.318 MHz crystal

Skew Specifications:

- CPUT - CPUC: <200ps
- PCI - PCI: <500ps
- CPU - PCI: <500ps


## Pin Configuration



Functionality

| FS3 | FS2 | FS1 | FS0 | CPU <br> $(\mathrm{MHz})$ | PCICLK <br> $(\mathrm{MHz})$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 124.00 | 41.33 |
| 0 | 0 | 0 | 1 | 75.00 | 37.50 |
| 0 | 0 | 1 | 0 | 83.30 | 41.65 |
| 0 | 0 | 1 | 1 | 66.80 | 33.40 |
| 0 | 1 | 0 | 0 | 103.00 | 34.33 |
| 0 | 1 | 0 | 1 | 112.00 | 37.33 |
| 0 | 1 | 1 | 0 | 133.30 | 44.43 |
| 0 | 1 | 1 | 1 | 100.00 | 33.33 |
| 1 | 0 | 0 | 0 | 120.00 | 40.00 |
| 1 | 0 | 0 | 1 | 115.00 | 38.33 |
| 1 | 0 | 1 | 0 | 110.00 | 36.67 |
| 1 | 0 | 1 | 1 | 105.00 | 35.00 |
| 1 | 1 | 0 | 0 | 140.00 | 35.00 |
| 1 | 1 | 0 | 1 | 150.00 | 37.50 |
| 1 | 1 | 1 | 0 | 124.00 | 31.00 |
| 1 | 1 | 1 | 1 | 133.30 | 33.33 |

## Pin Descriptions

| PIN NUMBER | PIN NAME | TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| 1 | VDD1 | PWR | REF, XTAL power supply, nominal 3.3V |
| 2 | REF0 | OUT | 14.318 Mhz reference clock.This REF output is the STRONGER buffer for ISA BUS loads |
|  | CPU_STOP\# ${ }^{1,2}$ | IN | This asynchronous input halts CPUCLKT, CPUCLKC \& SDRAM at logic "0" level when driven low. |
| $\begin{gathered} 3,9,16,22, \\ 33,39,45,47 \end{gathered}$ | GND | PWR | Ground |
| 4 | X1 | IN | Crystal input, has internal load cap (36pF) and feedback resistor from X2 |
| 5 | X2 | OUT | Crystal output, nominally 14.318 MHz . Has internal load cap (36pF) |
| 6,14 | VDD2 | PWR | Supply for PCICLK_F and PCICLK, nominal 3.3V |
| 7 | PCICLK_F | OUT | Free running PCI clock not affected by PCI_STOP\# for power management. |
|  | MODE ${ }^{1,2}$ | IN | Pin 2 function select pin, $1=$ Desktop Mode, $0=$ Mobile Mode. Latched Input. |
| 8 | FS3 ${ }^{1,2}$ | IN | Frequency select pin. Latched Input. Internal Pull-down to GND |
|  | PCICLK0 | OUT | PCI clock output |
| 10 | SEL24_48\#1,2 | IN | Logic input to select 24 or 48 MHz for pin 25 output |
|  | PCICLK1 | OUT | PCI clock output. |
| 13, 12, 11 | PCICLK (4:2) | OUT | PCI clock outputs. |
| 15 | BUFFER IN | IN | Input to Fanout Buffers for SDRAM outputs. |
| $\begin{gathered} 17,18,20,21, \\ 28,29,31,32, \\ 34,35,37,38 \end{gathered}$ | SDRAM (11:0) | OUT | SDRAM clock outputs, Fanout Buffer outputs from BUFFER IN pin (controlled by chipset). |
| 19,30,36 | VDD3 | PWR | Supply for SDRAM nominal 3.3V. |
| 23 | SDATA | IN | Data input for $\mathrm{I}^{2} \mathrm{C}$ serial input, 5 V tolerant input |
| 24 | SCLK | IN | Clock input of $\mathrm{I}^{2} \mathrm{C}$ input, 5 V tolerant input |
| 25 | 24_48MHz | OUT | $24 \mathrm{MHz} / 48 \mathrm{MHz}$ clock output |
|  | FS1 ${ }^{1,2}$ | IN | Frequency select pin. Latched Input. |
| 26 | 48 MHz | OUT | 48 MHz output clock |
|  | $\mathrm{FSO}^{1,2}$ | IN | Frequency select pin. Latched Input |
| 27 | VDD4 | PWR | Power for 24 \& 48MHz output buffers and fixed PLL core. |
| 40 | SDRAM_OUT | OUT | Reference clock for SDRAM zero delay buffer |
| 41 | PD\# ${ }^{1,2}$ | IN | Powers down chip, active low |
| 42 | VDD | PWR | Supply for core 3.3 V |
| 46, 43 | CPUCLKT (1:0) | OUT | "True" clocks of differential pair CPU outputs. These open drain outputs need an external 1.5 V pull-up. |
| 44 | CPUCLKC0 | OUT | "Complementory" clocks of differential pair CPU outputs. These open drain outputs need an external 1.5 V pull-up. |
| 48 | REF1 | OUT | 14.318 MHz reference clock. |
|  | FS2 ${ }^{1,2}$ | IN | Frequency select pin. Latched Input |

## Notes:

1: Internal Pull-up Resistor of 120 K to 3.3 V on indicated inputs
2: Bidirectional input/output pins, input logic levels are latched at internal power-on-reset. Use 10 Kohm resistor to program logic Hi to VDD or GND for logic low.

## General Description

The ICS9248-114 is a main clock synthesizer chip for AMD-K7 based systems with VIA style chipset. This provides all clocks required for such a system.

Spread spectrum may be enabled through $\mathrm{I}^{2} \mathrm{C}$ programming. Spread spectrum typically reduces system EMI by 8dB to 10 dB . This simplifies EMI qualification without resorting to board design iterations or costly shielding. The ICS9248-114 employs a proprietary closed loop design, which tightly controls the percentage of spreading over process and temperature variations.

Serial programming $\mathrm{I}^{2} \mathrm{C}$ interface allows changing functions, stop clock programming and frequency selection.

## Mode Pin - Power Management Input Control

| MODE, Pin 7 <br> (Latched Input) | Pin 2 |
| :---: | :---: |
| 0 | CPU_STOP\# <br> (Input) |
| 1 | REF0 <br> (Output) |

## Serial Configuration Command Bitmap

Byte0: Functionality and Frequency Select Register (default = 0)

| Bit |  |  |  |  |  | ription |  |  | PWD |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { Bit 2, } \\ \text { Bit 7:4 } \end{gathered}$ | Bit (2, 7, 6, 5, 4) |  |  |  |  | CPUCLK <br> (MHz) | $\begin{gathered} \text { PCICLK } \\ (\mathrm{MHz}) \end{gathered}$ | Spread Precentage | 00100 Note 1 |
|  | 0 | 0 | 0 | 0 | 0 | 124.00 | 41.33 | $\pm 0.25 \%$ Center Spread |  |
|  | 0 | 0 | 0 | 0 | 1 | 75.00 | 37.50 | $\pm 0.25 \%$ Center Spread |  |
|  | 0 | 0 | 0 | 1 | 0 | 83.30 | 41.65 | $\pm 0.25 \%$ Center Spread |  |
|  | 0 | 0 | 0 | 1 | 1 | 66.80 | 33.40 | $\pm 0.25 \%$ Center Spread |  |
|  | 0 | 0 | 1 | 0 | 0 | 103.00 | 34.33 | $\pm 0.25 \%$ Center Spread |  |
|  | 0 | 0 | 1 | 0 | 1 | 112.00 | 37.33 | $\pm 0.25 \%$ Center Spread |  |
|  | 0 | 0 | 1 | 1 | 0 | 133.30 | 44.43 | $\pm 0.25 \%$ Center Spread |  |
|  | 0 | 0 | 1 | 1 | 1 | 100.00 | 33.33 | $\pm 0.25 \%$ Center Spread |  |
|  | 0 | 1 | 0 | 0 | 0 | 120.00 | 40.00 | $\pm 0.25 \%$ Center Spread |  |
|  | 0 | 1 | 0 | 0 | 1 | 115.00 | 38.33 | $\pm 0.25 \%$ Center Spread |  |
|  | 0 | 1 | 0 | 1 | 0 | 110.00 | 36.67 | $\pm 0.25 \%$ Center Spread |  |
|  | 0 | 1 | 0 | 1 | 1 | 105.00 | 35.00 | $\pm 0.25 \%$ Center Spread |  |
|  | 0 | 1 | 1 | 0 | 0 | 140.00 | 35.00 | $\pm 0.25 \%$ Center Spread |  |
|  | 0 | 1 | 1 | 0 | 1 | 150.00 | 37.50 | $\pm 0.25 \%$ Center Spread |  |
|  | 0 | 1 | 1 | 1 | 0 | 124.00 | 31.00 | $\pm 0.25 \%$ Center Spread |  |
|  | 0 | 1 | 1 | 1 | 1 | 133.30 | 33.33 | $\pm 0.25 \%$ Center Spread |  |
|  | 1 | 0 | 0 | 0 | 0 | 90.00 | 30.00 | $\pm 0.25 \%$ Center Spread |  |
|  | 1 | 0 | 0 | 0 | 1 | 92.50 | 30.83 | $\pm 0.25 \%$ Center Spread |  |
|  | 1 | 0 | 0 | 1 | 0 | 95.00 | 31.67 | $\pm 0.25 \%$ Center Spread |  |
|  | 1 | 0 | 0 | 1 | 1 | 97.50 | 32.50 | $\pm 0.25 \%$ Center Spread |  |
|  | 1 | 0 | 1 | 0 | 0 | 101.50 | 33.83 | $\pm 0.25 \%$ Center Spread |  |
|  | 1 | 0 | 1 | 0 | 1 | 127.00 | 42.33 | $\pm 0.25 \%$ Center Spread |  |
|  | 1 | 0 | 1 | 1 | 0 | 136.50 | 34.13 | $\pm 0.25 \%$ Center Spread |  |
|  | 1 | 0 | 1 | 1 | 1 | 100.00 | 33.33 | -0.5\% Down Spread |  |
|  | 1 | 1 | 0 | 0 | 0 | 120.00 | 40.00 | -0.5\% Down Spread |  |
|  | 1 | 1 | 0 | 0 | 1 | 117.50 | 39.17 | $\pm 0.25 \%$ Center Spread |  |
|  | 1 | 1 | 0 | 1 | 0 | 122.00 | 40.67 | $\pm 0.25 \%$ Center Spread |  |
|  | 1 | 1 | 0 | 1 | 1 | 107.50 | 35.83 | $\pm 0.25 \%$ Center Spread |  |
|  | 1 | 1 | 1 | 0 | 0 | 145.00 | 36.25 | $\pm 0.25 \%$ Center Spread |  |
|  | 1 | 1 | 1 | 0 | 1 | 155.00 | 38.75 | $\pm 0.25 \%$ Center Spread |  |
|  | 1 | 1 | 1 | 1 | 0 | 130.00 | 32.50 | $\pm 0.25 \%$ Center Spread |  |
|  | 1 | 1 | 1 | 1 | 1 | 133.30 | 33.32 | -0.5\% Down Spread |  |
| Bit 3 | 0 - Frequency is selected by hardware select, Latched Inputs 1 - Frequency is selected by Bit 2, 7:4 |  |  |  |  |  |  |  | 0 |
| Bit 1 | 0 - Normal <br> 1-Spread Spectrum Enabled |  |  |  |  |  |  |  | 1 |
| Bit 0 | 0 - Running <br> 1- Tristate all outputs |  |  |  |  |  |  |  | 0 |

Note1: Default at power-up will be for latched logic inputs to define frequency, as displayed by Bit 3 .
The $\mathrm{I}^{2} \mathrm{C}$ readback of the power up default could indicate the manufacture ID in bits $2,7: 4$ as shown.

Byte 1: CPU, Active/Inactive Register ( $1=$ enable, $0=$ disable)

| BIT | PIN\# | PWD | DESCRIPTION |
| :---: | :---: | :---: | :--- |
| Bit 7 | - | X | FS2\# |
| Bit 6 | - | 1 | (Reserved) |
| Bit 5 | - | 1 | (Reserved) |
| Bit 4 | - | X | FS3\# |
| Bit 3 | 40 | 1 | SDRAM_OUT |
| Bit 2 | - | X | (SEL24_48\#)\# |
| Bit 1 | 43,44 | 1 | CPUCLK0 enable (both <br> differential pair. "True" and <br> Complimentary") |
| Bit 0 | 46 | 1 | CPUCLKT enable |

Byte 3: SDRAM, Active/Inactive Register ( $1=$ enable, $0=$ disable)

| BIT | PIN\# | PWD | DESCRIPTION |
| :---: | :---: | :---: | :--- |
| Bit 7 | - | 1 | (Reserved) |
| Bit 6 | - | 1 | (Reserved) |
| Bit 5 | 26 | 1 | 48 MHz |
| Bit 4 | 25 | 1 | $24 \_48 \mathrm{MHz}$ |
| Bit 3 | 17 | 1 | SDRAM 11 |
| Bit 2 | 18 | 1 | SDRAM 10 |
| Bit 1 | 20 | 1 | SDRAM 9 |
| Bit 0 | 21 | 1 | SDRAM 8 |

Byte 5: Peripheral , Active/Inactive Register ( $1=$ enable, $0=$ disable)

| BIT | PIN\# | PWD | DESCRIPTION |
| :---: | :---: | :---: | :--- |
| Bit 7 | - | 1 | (Reserved) |
| Bit 6 | - | 1 | (Reserved) |
| Bit 5 | - | 1 | (Reserved) |
| Bit 4 | - | X | MODE\# |
| Bit 3 | - | X | FS1\# |
| Bit 2 | - | 1 | (Reserved) |
| Bit 1 | 48 | 1 | REF1 |
| Bit 0 | 2 | 1 | REF0 |

## Notes:

1. Inactive means outputs are held LOW and are disabled from switching.
2. Latched Frequency Selects (FS\#) will be inverted logic load of the input frequency select pin conditions.

Byte 2: PCI, Active/Inactive Register ( $1=$ enable, $0=$ disable)

| BIT | PIN\# | PWD | DESCRIPTION |
| :---: | :---: | :---: | :--- |
| Bit 7 | - | X | FSO\# |
| Bit 6 | 7 | 1 | PCICLK_F |
| Bit 5 | - | 1 | (Reserved) |
| Bit 4 | 13 | 1 | PCICLK4 |
| Bit 3 | 12 | 1 | PCICLK3 |
| Bit 2 | 11 | 1 | PCICLK2 |
| Bit 1 | 10 | 1 | PCICLK1 |
| Bit 0 | 8 | 1 | PCICLK0 |

Byte 4: SDRAM , Active/Inactive Register (1 = enable, 0 = disable)

| BIT | PIN\# | PWD | DESCRIPTION |
| :---: | :---: | :---: | :--- |
| Bit 7 | 28 | 1 | SDRAM 7 |
| Bit 6 | 29 | 1 | SDRAM 6 |
| Bit 5 | 31 | 1 | SDRAM 5 |
| Bit 4 | 32 | 1 | SDRAM 4 |
| Bit 3 | 34 | 1 | SDRAM 3 |
| Bit 2 | 35 | 1 | SDRAM 2 |
| Bit 1 | 37 | 1 | SDRAM 1 |
| Bit 0 | 38 | 1 | SDRAM 0 |

Byte 6: Peripheral , Active/Inactive Register ( $1=$ enable, $0=$ disable)

| BIT | PIN\# | PWD | DESCRIPTION |
| :---: | :---: | :---: | :--- |
| Bit7 | - | 0 | Reserved (Note) |
| Bit6 | - | 0 | Reserved (Note) |
| Bit5 | - | 0 | Reserved (Note) |
| Bit4 | - | 0 | Reserved (Note) |
| Bit3 | - | 0 | Reserved (Note) |
| Bit2 | - | 1 | Reserved (Note) |
| Bit1 | - | 1 | Reserved (Note) |
| Bit0 | - | 0 | Reserved (Note) |

Note: Don't write into this register, writing into this register can cause malfunction

## Absolute Maximum Ratings

Supply Voltage 5.5 V

Logic Inputs
GND -0.5 V to $\mathrm{V}_{\mathrm{DD}}+0.5 \mathrm{~V}$
Ambient Operating Temperature
$0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
Storage Temperature
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only and functional operation of the device at these or any other conditions above those listed in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

## Electrical Characteristics - Input/Supply/Common Output Parameters

$\mathrm{T}_{\mathrm{A}}=0-70 \mathrm{C}$; Supply Voltage $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}+/-5 \%$ (unless otherwise stated)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input High Voltage | $\mathrm{V}_{\mathrm{IH}}$ |  | 2 |  | $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
| Input Low Voltage | $\mathrm{V}_{\text {IL }}$ |  | $\mathrm{V}_{\text {SS }}-0.3$ |  | 0.8 | V |
| Input High Current | $\mathrm{I}_{\mathrm{IH}}$ | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{DD}}$ |  |  | 5 | $\mu \mathrm{A}$ |
| Input Low Current | $\mathrm{I}_{\text {IL1 }}$ | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$; Inputs with no pull-up resistors | -5 |  |  | $\mu \mathrm{A}$ |
| Input Low Current | $\mathrm{I}_{\mathrm{LL} 2}$ | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$; Inputs with pull-up resistors | -200 |  |  | $\mu^{\text {A }}$ |
| Operating Supply Current | $\mathrm{I}_{\text {DD3.30P66 }}$ | $\mathrm{C}_{\mathrm{L}}=0 \mathrm{pF}$; Select @ 66 MHz |  |  | 180 | mA |
|  | I ${ }_{\text {DD3 3 30P100 }}$ | $\mathrm{C}_{\mathrm{L}}=0 \mathrm{pF}$; Select @ 100 MHz |  |  | 180 | mA |
|  | $\mathrm{I}_{\text {DD3.3OP133 }}$ | $\mathrm{C}_{\mathrm{L}}=0 \mathrm{pF}$; Select @ 133 MHz |  |  | 180 | mA |
| Powerdown Current | $\mathrm{I}_{\mathrm{DD} 3.3 \mathrm{PD}}$ | $\mathrm{C}_{\mathrm{L}}=0 \mathrm{pF}$; Input address to VDD or GND |  |  | 600 | $\mu \mathrm{A}$ |
| Input Frequency | $\mathrm{F}_{\mathrm{i}}$ | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$ | 12 | 14.318 | 16 | MHz |
| Input Capacitance ${ }^{1}$ | $\mathrm{C}_{\text {IN }}$ | Logic Inputs |  |  | 5 | pF |
|  | $\mathrm{C}_{\text {INX }}$ | X1 \& X2 pins | 27 |  | 45 | pF |
| Clk Stabilization ${ }^{1}$ | $\mathrm{T}_{\text {STAB }}$ | From $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$ to $1 \%$ target frequency |  |  | 3 | ms |
| Skew ${ }^{1}$ | $\mathrm{T}_{\text {CPU-PCI }}$ | CPU $\mathrm{V}_{\mathrm{T}}=\mathrm{V}_{\mathrm{X}}$, PCI $\mathrm{V}_{\mathrm{T}}=1.5 \mathrm{~V}, \mathrm{CPU}=66 \mathrm{MHz}$ | -100 | -5509 | 100 | ps |
|  | $\mathrm{T}_{\text {CPU-PCI }}$ | CPU $\mathrm{V}_{\mathrm{T}}=\mathrm{V}_{\mathrm{X}}$, PCI $\mathrm{V}_{\mathrm{T}}=1.5 \mathrm{~V}, \mathrm{CPU}=100 \mathrm{MH}$ | -100 | -2946 | 100 | ps |
|  | $\mathrm{T}_{\text {CPU-PCI }}$ | CPU $\mathrm{V}_{\mathrm{T}}=\mathrm{V}_{\mathrm{X}}, \mathrm{PCI} \mathrm{V}_{\mathrm{T}}=1.5 \mathrm{~V}, \mathrm{CPU}=133 \mathrm{MH}$ | -100 | -1637 | 100 | ps |

${ }^{1}$ Guaranteed by design, not $100 \%$ tested in production.

## Electrical Characteristics - CPUCLK (Open Drain)

$\mathrm{T}_{\mathrm{A}}=0-70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}+/-5 \% ; \mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}$ (unless otherwise stated).

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :--- | :--- | :--- | :--- | :---: |
| Output Impedance | $\mathrm{Z}_{\mathrm{O}}{ }^{1}$ | $\mathrm{~V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{X}}$ |  |  | 60 | $\Omega$ |
| Output High Voltage | $\mathrm{V}_{\mathrm{OH} 2 \mathrm{~B}}$ | Termination to $\mathrm{V}_{\text {pull-up (external) }}$ | 1 |  | 1.2 | V |
| Output Low Voltage | $\mathrm{V}_{\mathrm{OL} 2 \mathrm{~B}}$ | Termination to $\mathrm{V}_{\text {pull-up (external) }}$ |  |  | 0.4 | V |
| Output Low Current | $\mathrm{I}_{\mathrm{OL} 2 \mathrm{~B}}$ | $\mathrm{~V}_{\mathrm{OL}}=0.3 \mathrm{~V}$ | 18 |  |  | mA |
| Rise Time | $\mathrm{t}_{\mathrm{r} 2 \mathrm{~B}}{ }^{1}$ | $\mathrm{~V}_{\mathrm{OL}}=0.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=1.2 \mathrm{~V}$ |  | 1.93 | 2.6 | ns |
| Fall Time | $\mathrm{t}_{\mathrm{f} 2 \mathrm{~B}}{ }^{1}$ | $\mathrm{~V}_{\mathrm{OH}}=1.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.3 \mathrm{~V}$ |  | 0.81 | 2.6 | ns |
| Duty Cycle | $\mathrm{d}_{\mathrm{t} 2 \mathrm{~B}}{ }^{1}$ | $\mathrm{~V}_{\mathrm{T}}=\mathrm{V}_{\mathrm{X}}$ | 45 | 49.3 | 55 | $\%$ |
| Differential <br> Voltage-AC | $\mathrm{V}_{\mathrm{DIF}}{ }^{1}$ | Note 2 | 0.4 | 1.18 | $\mathrm{~V}_{\text {pull-up (external) }}+0.6$ | V |
| Differential <br> Voltage-DC | $\mathrm{V}_{\mathrm{DIF}}{ }^{1}$ | Note 2 | 0.2 |  | $\mathrm{~V}_{\text {pull-up (external) }}+0.6$ | V |
| Differential <br> Crossover Voltage | $\mathrm{V}_{\mathrm{X}}{ }^{1}$ | Note 3 | 550 | 958 | 1100 | mV |
| Skew | $\mathrm{t}_{\mathrm{sk2B}}{ }^{1}$ | $\mathrm{~V}_{\mathrm{T}}=1.5 \mathrm{~V}$ |  | 94 | 200 | ps |
| Jitter, Cycle-to-cycle | $\mathrm{t}_{\mathrm{jcyc-cyc2B}}{ }^{1}$ | $\mathrm{~V}_{\mathrm{T}}=\mathrm{V}_{\mathrm{X}}$ |  | 158 | 250 | ps |

Notes:
1 - Guaranteed by design, not $100 \%$ tested in production.
$2-\mathrm{V}_{\mathrm{DIF}}$ specifies the minimum input differential voltages $\left(\mathrm{V}_{\mathrm{TR}}-\mathrm{V}_{\mathrm{CP}}\right)$ required for switching, where $\mathrm{V}_{\mathrm{TR}}$ is the "true" input level and $\mathrm{V}_{\mathrm{CP}}$ is the "complement" input level.
$3-\operatorname{Vpull}-\mathrm{up}(\operatorname{external})=1.5 \mathrm{~V}, \operatorname{Min}=\left(\mathrm{V}_{\text {pull-up(external) }} / 2\right)-150 \mathrm{mV} ; \mathrm{Max}=\left(\mathrm{V}_{\text {pull-up(external) }} / 2\right)+150 \mathrm{mV}$

## Electrical Characteristics - SDRAM

$\mathrm{T}_{\mathrm{A}}=0-70 \mathrm{C} ; \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}+/-5 \% ; \mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ (unless otherwise stated)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :--- | :---: | :---: | :---: | :---: |
| Output High Voltage | $\mathrm{V}_{\mathrm{OH} 3}$ | $\mathrm{I}_{\mathrm{OH}}=-28 \mathrm{~mA}$ | 2.4 | 3 |  | V |
| Output Low Voltage | $\mathrm{V}_{\mathrm{OL} 3}$ | $\mathrm{I}_{\mathrm{OL}}=20 \mathrm{~mA}$ |  | 0.18 | 0.4 | V |
| Output High Current | $\mathrm{I}_{\mathrm{OH} 3}$ | $\mathrm{~V}_{\mathrm{OH}}=2.0 \mathrm{~V}$ |  | -110 | -40 | mA |
| Output Low Current | $\mathrm{I}_{\mathrm{OL} 3}$ | $\mathrm{~V}_{\mathrm{OL}}=0.8 \mathrm{~V}$ | 41 | 86 |  | mA |
| Rise Time $^{1}$ | $\mathrm{t}_{\mathrm{r} 3}$ | $\mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.4 \mathrm{~V}$ |  | 1.42 | 2 | ns |
| Fall Time $^{1}$ | $\mathrm{t}_{\mathrm{t} 3}$ | $\mathrm{~V}_{\mathrm{OH}}=2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ |  | 1.78 | 2 | ns |
| Duty Cycle $^{1}$ | $\mathrm{~d}_{\mathrm{t} 3}$ | $\mathrm{~V}_{\mathrm{T}}=1.5 \mathrm{~V}$ | 45 | 56.7 | 55 | $\%$ |
| Skew window $^{1}$ | $\mathrm{t}_{\mathrm{sk} 3}$ | $\mathrm{~V}_{\mathrm{T}}=1.5 \mathrm{~V}$ |  | 225 | 250 | ps |
| Propagation Time <br> (Buffer In to Output) | Tprop | $\mathrm{V}_{\mathrm{T}}=1.5 \mathrm{~V}$ |  | 3.41 |  | ns |

${ }^{1}$ Guaranteed by design, not $100 \%$ tested in production.

## Electrical Characteristics - PCICLK

$\mathrm{T}_{\mathrm{A}}=0-70 \mathrm{C} ; \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}+/-5 \% ; \mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ (unless otherwise stated)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output High Voltage | $\mathrm{V}_{\mathrm{OH} 1}$ | $\mathrm{I}_{\mathrm{OH}}=-11 \mathrm{~mA}$ | 2.4 | 3.15 |  | V |
| Output Low Voltage | $\mathrm{V}_{\mathrm{OL} 1}$ | $\mathrm{I}_{\mathrm{OL}}=9.4 \mathrm{~mA}$ |  | 0.13 | 0.4 | V |
| Output High Current | $\mathrm{I}_{\mathrm{OH} 1}$ | $\mathrm{V}_{\mathrm{OH}}=2.0 \mathrm{~V}$ |  | -97 | -40 | mA |
| Output Low Current | $\mathrm{I}_{\text {OL1 }}$ | $\mathrm{V}_{\mathrm{OL}}=0.8 \mathrm{~V}$ | 41 | 69 |  | mA |
| Rise Time ${ }^{1}$ | $\mathrm{t}_{\mathrm{r} 1}$ | $\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.4 \mathrm{~V}$ |  | 1.69 | 2.0 | ns |
| Fall Time ${ }^{1}$ | $\mathrm{t}_{\mathrm{f} 1}$ | $\mathrm{V}_{\mathrm{OH}}=2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ |  | 1.75 | 2.0 | ns |
| Duty Cycle ${ }^{1}$ | $\mathrm{d}_{\text {t1 }}$ | $\mathrm{V}_{\mathrm{T}}=1.5 \mathrm{~V}$ | 45 | 51.7 | 55 | \% |
| Skew window ${ }^{1}$ | $\mathrm{t}_{\text {sk1 }}$ | $\mathrm{V}_{\mathrm{T}}=1.5 \mathrm{~V}$ |  | 400 | 500 | ps |
| Jitter, Cycle-to-Cycle $^{1}{ }^{1}$ | $\mathrm{t}_{\text {jyc-cyc1 }}$ | $\mathrm{V}_{\mathrm{T}}=1.5 \mathrm{~V}$ | -500 | 135 | 500 | ps |

${ }^{1}$ Guaranteed by design, not $100 \%$ tested in production.

## Electrical Characteristics - PCICLK_F

$\mathrm{T}_{\mathrm{A}}=0-70 \mathrm{C} ; \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}+/-5 \% ; \mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ (unless otherwise stated)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :--- | :---: | :---: | :---: | :---: |
| Output High Voltage | $\mathrm{V}_{\mathrm{OH} 1}$ | $\mathrm{I}_{\mathrm{OH}}=-11 \mathrm{~mA}$ | 2.4 | 3.15 |  | V |
| Output Low Voltage | $\mathrm{V}_{\mathrm{OL} 1}$ | $\mathrm{I}_{\mathrm{OL}}=9.4 \mathrm{~mA}$ |  | 0.13 | 0.4 | V |
| Output High Current | $\mathrm{I}_{\mathrm{OH} 1}$ | $\mathrm{~V}_{\mathrm{OH}}=2.0 \mathrm{~V}$ |  | -97 | -40 | mA |
| Output Low Current | $\mathrm{I}_{\mathrm{OL} 1}$ | $\mathrm{~V}_{\mathrm{OL}}=0.8 \mathrm{~V}$ | 41 | 69 |  | mA |
| Rise Time $^{1}$ | $\mathrm{t}_{\mathrm{r} 1}$ | $\mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.4 \mathrm{~V}$ |  | 1.90 | 2.0 | ns |
| Fall Time $^{1}$ | $\mathrm{t}_{\mathrm{f} 1}$ | $\mathrm{~V}_{\mathrm{OH}}=2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ |  | 1.79 | 2.0 | ns |
| Duty Cycle $^{1}$ | $\mathrm{~d}_{\mathrm{t} 1}$ | $\mathrm{~V}_{\mathrm{T}}=1.5 \mathrm{~V}$ | 45 | 49.9 | 55 | $\%$ |
| Skew window $^{1}$ | $\mathrm{t}_{\mathrm{sk} 1}$ | $\mathrm{~V}_{\mathrm{T}}=1.5 \mathrm{~V}$ |  | 400 | 500 | ps |
| Jitter $_{\text {Cycle-to-Cycle }}{ }^{1}$ | $\mathrm{t}_{\mathrm{jcyc}-\mathrm{cyc} 1}$ | $\mathrm{~V}_{\mathrm{T}}=1.5 \mathrm{~V}$ | -500 | 110 | 500 | ps |

${ }^{1}$ Guaranteed by design, not $100 \%$ tested in production.

## Electrical Characteristics - REF, 48MHz, 24MHz

$\mathrm{T}_{\mathrm{A}}=0-70 \mathrm{C} ; \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}+/-5 \% ; \mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}$ (unless otherwise stated)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output High Voltage | $\mathrm{V}_{\text {OH5 }}$ | $\mathrm{I}_{\mathrm{OH}}=-16 \mathrm{~mA}$ | 2.4 | 3.03 |  | V |
| Output Low Voltage | $\mathrm{V}_{\text {OL5 }}$ | $\mathrm{I}_{\text {OL }}=9 \mathrm{~mA}$ |  | 0.23 | 0.4 | V |
| Output High Current | $\mathrm{I}_{\text {OH5 }}$ | $\mathrm{V}_{\text {OH }}=2.0 \mathrm{~V}$ |  | -50 | -22 | mA |
| Output Low Current | $\mathrm{I}_{\text {OL5 }}$ | $\mathrm{V}_{\text {OL }}=0.8 \mathrm{~V}$ | 16 | 40 |  | mA |
| Rise Time ${ }^{1}$ | $\mathrm{t}_{5}$ | $\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.4 \mathrm{~V}$ |  | 1.47 | 4.0 | ns |
| Fall Time ${ }^{1}$ | $\mathrm{t}_{5}$ | $\mathrm{V}_{\mathrm{OH}}=2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ |  | 1.98 | 4.0 | ns |
| Duty Cycle ${ }^{1}$ | $\mathrm{d}_{15}$ | $\mathrm{V}_{\mathrm{T}}=1.5 \mathrm{~V}$ | 45 | 54.4 | 55 | \% |
| Jitter, Cycle-t-Cycle ${ }^{1}$ | $\mathrm{t}_{\text {jeycecyc5, Ref }}$ | $\mathrm{V}_{\mathrm{T}}=1.5 \mathrm{~V}$ |  | 552 | 1000 | ps |
| Jitter, Cycle-to-Cycle ${ }^{1}$ | $\mathrm{t}_{\text {jeyc-cycs, Fixed }}$ | $\mathrm{V}_{\mathrm{T}}=1.5 \mathrm{~V}$ | -1 | 421 | 500 | ps |

[^0]
## General $I^{2} C$ serial interface information

The information in this section assumes familiarity with $\mathrm{I}^{2} \mathrm{C}$ programming. For more information, contact ICS for an $\mathrm{I}^{2} \mathrm{C}$ programming application note.

## How to Write:

- Controller (host) sends a start bit.
- Controller (host) sends the write address D2 ${ }_{(\mathrm{H})}$
- ICS clock will acknowledge
- Controller (host) sends a dummy command code
- ICS clock will acknowledge
- Controller (host) sends a dummy byte count
- ICS clock will acknowledge
- Controller (host) starts sending first byte (Byte 0 ) through byte 5
- ICS clock will acknowledge each byte one at a time.
- Controller (host) sends a Stop bit

| How to Write: |  |
| :---: | :---: |
| Controller (Host) | ICS (Slave/Receiver) |
| Start Bit |  |
| Address D2 ${ }_{(H)}$ |  |
|  | ACK |
| Dummy Command Code |  |
|  | ACK |
| Dummy Byte Count |  |
|  | ACK |
| Byte 0 |  |
|  | ACK |
| Byte 1 |  |
|  | ACK |
| Byte 2 |  |
|  | ACK |
| Byte 3 |  |
|  | ACK |
| Byte 4 |  |
|  | ACK |
| Byte 5 |  |
|  | ACK |
| Stop Bit |  |

## How to Read:

- Controller (host) will send start bit.
- Controller (host) sends the read address D3 ${ }_{\text {(H) }}$
- ICS clock will acknowledge
- ICS clock will send the byte count
- Controller (host) acknowledges
- ICS clock sends first byte (Byte 0) through byte 5
- Controller (host) will need to acknowledge each byte
- Controller (host) will send a stop bit

| How to Read: |  |
| :---: | :---: |
| Controller (Host) | ICS (Slave/Receiver) |
| Start Bit $^{\text {Address }}$ |  |
| D3 $_{(\mathrm{H})}$ |  |
|  | ACK |
|  | Byte Count |
| ACK | Byte 0 |
|  |  |
| ACK | Byte 1 |
|  | Byte 2 |
| ACK | Byte 3 |
|  |  |
| ACK | Byte 4 |
| ACK |  |
| ACK |  |
|  |  |
| ACK |  |
| Stop Bit |  |

## Notes:

1. The ICS clock generator is a slave/receiver, $I^{2} C$ component. It can read back the data stored in the latches for verification. Read-Back will support Intel PIIX4 'Block-Read" protocol.
2. The data transfer rate supported by this clock generator is 100 K bits/sec or less (standard mode)
3. The input is operating at 3.3 V logic levels.
4. The data byte format is 8 bit bytes.
5. To simplify the clock generator $\mathrm{I}^{2} \mathrm{C}$ interface, the protocol is set to use only "Block-Writes" from the controller. The bytes must be accessed in sequential order from lowest to highest byte with the ability to stop after any complete byte has been transferred. The Command code and Byte count shown above must be sent, but the data is ignored for those two bytes. The data is loaded until a Stop sequence is issued.
6. At power-on, all registers are set to a default condition, as shown.

ICS9248-114

## Shared Pin Operation Input/Output Pins

The I/O pins designated by (input/output) on the ICS9248114 serve as dual signal functions to the device. During initial power-up, they act as input pins. The logic level (voltage) that is present on these pins at this time is read and stored into a 5-bit internal data latch. At the end of Power-On reset, (see AC characteristics for timing values), the device changes the mode of operations for these pins to an output function. In this mode the pins produce the specified buffered clocks to external loads.

To program (load) the internal configuration register for these pins, a resistor is connected to either the VDD (logic 1) power supply or the GND (logic 0) voltage potential. A 10 Kilohm ( 10 K ) resistor is used to provide both the solid CMOS programming voltage needed during the power-up programming period and to provide an insignificant load on the output clock during the subsequent operating period.

Figure 1 shows a means of implementing this function when a switch or 2 pin header is used. With no jumper is installed the pin will be pulled high. With the jumper in place the pin will be pulled low. If programmability is not necessary, than only a single resistor is necessary. The programming resistors should be located close to the series termination resistor to minimize the current loop area. It is more important to locate the series termination resistor close to the driver than the programming resistor.


Fig. 1

CPU_STOP\# Timing Diagram
CPU_STOP\# is an asychronous input to the clock synthesizer. It is used to turn off the CPU clocks for low power operation. CPU_STOP\# is synchronized by the ICS9248-114. The minimum that the CPU clock is enabled (CPU_STOP\# high pulse) is 100 CPU clocks. All other clocks will continue to run while the CPU clocks are disabled. The CPU clocks will always be stopped in a low state and start in such a manner that guarantees the high pulse width is a full pulse. CPU clock on latency is less than 4 CPU clocks and CPU clock off latency is less than 4 CPU clocks.


## Notes:

1. All timing is referenced to the internal CPU clock.
2. CPU_STOP\# is an asynchronous input and metastable conditions may exist. This signal is synchronized to the CPU clocks inside the ICS9248-114.
3. All other clocks continue to run undisturbed.

ICS9248-114

## PD\# Timing Diagram

The power down selection is used to put the part into a very low power state without turning off the power to the part. PD\# is an asynchronous active low input. This signal needs to be synchronized internal to the device prior to powering down the clock synthesizer.

Internal clocks are not running after the device is put in power down. When PD\# is active low all clocks need to be driven to a low value and held prior to turning off the VCOs and crystal. The power up latency needs to be less than 3 mS . The power down latency should be as short as possible but conforming to the sequence requirements shown below. PCI_STOP\# and CPU_STOP\# are considered to be don't cares during the power down operations. The REF and 48 MHz clocks are expected to be stopped in the LOW state as soon as possible. Due to the state of the internal logic, stopping and holding the REF clock outputs in the LOW state may require more than one clock cycle to complete.


## Notes:

1. All timing is referenced to the Internal CPUCLK (defined as inside the ICS9248-114 device).
2. As shown, the outputs Stop Low on the next falling edge after PD\# goes low.
3. PD\# is an asynchronous input and metastable conditions may exist. This signal is synchronized inside this part.
4. The shaded sections on the VCO and the Crystal signals indicate an active clock.
5. Diagrams shown with respect to 133 MHz . Similar operation when CPU is 100 MHz .


300 mil SSOP

| SYMBOL | In Millimeters <br> COMMON DIMENSIONS |  | In Inches  <br> COMMON DIMENSIONS  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |  |  |
| A | 2.413 | 2.794 | .095 | .110 |  |  |
| A1 | 0.203 | 0.406 | .008 | .016 |  |  |
| b | 0.203 | 0.343 | .008 | .0135 |  |  |
| c | 0.127 | 0.254 | .005 | .010 |  |  |
| D | SEE VARIATIONS |  | SEE VARIATIINS |  |  |  |
| E | 10.033 | 10.668 | .395 | .420 |  |  |
| E1 | 7.391 | 7.595 | .291 | .299 |  |  |
| e | 0.635 |  | BASIC | 0.025 |  | BASIC |
| h | 0.381 | 0.635 | .015 | .025 |  |  |
| L | 0.508 |  | 1.016 | .020 |  |  |
| N | SEE VARIATIONS |  | SEE VARIATIONS |  |  |  |
| $\alpha$ | $0^{\circ}$ |  | $8^{\circ}$ | $0^{\circ}$ |  | $8^{\circ}$ |

VARIATIONS

| N | D mm. |  | D (inch) |  |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |
| 48 | 15.748 | 16.002 | .620 | .630 |

## Ordering Information

ICS9248yF-114-T
Example:


ICS, AV = Standard Device


[^0]:    ${ }^{1}$ Guaranteed by design, not $100 \%$ tested in production.

