

### Frequency Generator & Integrated Buffers for K7 Processor

#### **Recommended Application:**

Single chip clock solution for SIS 730S K7 chipset.

#### **Output Features:**

- 1 Differential pair open drain CPU clock
- 1 Single-ended open drain CPU clock
- 13 SDRAM @ 3.3V
- 6- PCI @3.3V,
- 2 AGP @ 3.3V
- 1- 48MHz, @3.3V fixed.
- 1- 24/48MHz, @3.3V selectable by I<sup>2</sup>C (Default is 24MHz)
- 2- REF @3.3V, 14.318MHz.


#### Features:

- Up to 166MHz frequency support
- Support FS0-FS3 trapping status bit for I<sup>2</sup>C read back.
- Support power management: CPU, PCI, SDRAM stop and Power down Mode from I<sup>2</sup>C programming.
- Spread spectrum for EMI control (0 to -0.5%,  $\pm 0.25\%$ ).
- Uses external 14.318MHz crystal

#### **Skew Specifications:**

- CPU CPU: < 175ps</li>
- SDRAM SDRAM < 250ps
- PCI PCI: < 500ps</li>
- CPU SDRAM: < 500ps
- CPU (early) PCI: 1-4ns (typ. 2ns)


### **Pin Configuration**



#### 48-Pin 300mil SSOP

\* These inputs have a 120K pull down to GND. 1 These are double strength.

#### **Block Diagram**



### **Functionality**

FS3	FS2	EQ1	FS0	CPU	SDRAM	PCICLK	AGP	AGP
гээ	гог	791	F30	CPU	SUKAW	PCICLK	SEL = 0	SEL = 1
0	0	0	0	100.00	100.00	33.33	66.67	50.00
0	0	0	1	100.00	133.33	33.33	66.67	50.00
0	0	1	0	100.00	150.00	30.00	60.00	50.00
0	0	1	1	100.00	66.67	33.33	66.67	50.00
0	1	0	0	112.00	112.00	33.60	67.20	56.00
0	1	0	1	125.00	100.00	31.25	62.50	50.00
0	1	1	0	124.00	124.00	31.00	62.00	46.50
0	1	1	1	133.33	100.00	33.33	66.67	50.00
1	0	0	0	133.33	133.33	33.33	66.67	50.00
1	0	0	1	150.00	150.00	30.00	60.00	50.00
1	0	1	0	111.11	166.67	33.33	66.67	55.56
1	0	1	1	110.00	165.00	33.00	66.00	55.00
1	1	0	0	166.67	166.67	33.33	66.67	55.56
1	1	0	1	90.00	90.00	30.00	60.00	45.00
1	1	1	0	48.00	48.00	32.00	64.00	48.00
1	1	1	1	45.00	60.00	30.00	60.00	45.00

# **Advance Information**



# Pin Configuration

PIN NUMBER	PIN NAME	TYPE	DESCRIPTION
1, 7, 15, 22, 25,	VDD	PWR	3.3V Power supply for SDRAM output buffers, PCI output buffers,
35, 43, 48	VDD	PWK	reference output buffers and 48MHz output
2	AGPSEL	IN	AGP frequency select pin.
2	REF1	OUT	14.318 MHz reference clock.
3	FS3	IN	Frequency select pin.
3	REF0	OUT	14.318 MHz reference clock.
4, 14, 18, 19, 29, 32, 39, 44	GND	PWR	Ground pin for 3V outputs.
5	X1	IN	Crystal input,nominally 14.318MHz.
6	X2	OUT	Crystal output, nominally 14.318MHz.
8	FS1	IN	Frequency select pin.
٥	PCICLK_F	OUT	PCI clock output, not affected by PCI_STOP#
0	FS2	IN	Frequency select pin.
9	PCICLK0	OUT	PCI clock output.
13, 12, 11, 10	PCICLK (4:1)	OUT	PCI clock outputs.
17, 16	AGPCLK (1:0)	OUT	AGP outputs defined as 2X PCI. These may not be stopped.
20	FS0	IN	Frequency select pin.
20	48MHz	OUT	48MHz output clock
	14000	***	Pin 27, 28, 30, & 31 function select pin
21	MODE	IN	0=Desktop 1=Mobile mode
	24_48MHz	OUT	Clock output for super I/O/USB default is 24MHz
23	SDATA	I/O	Data pin for I <sup>2</sup> C circuitry 5V tolerant
24	SCLK	IN	Clock pin of I <sup>2</sup> C circuitry 5V tolerant
	CDII CTODII	TNI	Stops all CPUCLKs clocks at logic 0 level, when input low
27	CPU_STOP#	IN	(when MODE active).
	SDRAM11	OUT	SDRAM clock output
	DCI STOD#	IN	Stops all PCICLKs besides the PCICLK_F clocks at logic 0 level,
28	PCI_STOP#	111	when input low (when MODE active).
	SDRAM10	OUT	SDRAM clock output
	SDRAM_STOP#	IN	Stops all SDRAM clocks at logic 0 level, when input low
30			(when MODE active)
	SDRAM9	OUT	SDRAM clock output
31	PD#	IN	Asynchronous active low input pin used to power down the device into a low power state. The internal clocks are disabled and the VCO and the crystal are stopped. The latency of the power down will not be greater than 3ms. (when MODE active)
	SDRAM8	OUT	SDRAM clock output
26, 33, 34, 36, 37, 38, 40, 41, 42	SDRAM (12, 7:0)	OUT	SDRAM clock outputs
46	CPUCLKC0	OUT	Complementory"" clocks of differential pair CPU outputs. These clocks are 180° out of phase with SDRAM clocks. These open drain outputs need an external 1.5V pull-up.
45, 47	CPUCLKT (1:0)	OUT	"True" clocks of differential pair CPU outputs. These clocks are in phase with SDRAM clocks. These open drain outputs need an external 1.5V pull-up.



#### **General Description**

The ICS9248-136 is the single chip clock solution for Desktop/Notebook designs using the SIS 630S style chipset. It provides all necessary clock signals for such a system.

Spread spectrum may be enabled through  $I^2C$  programming. Spread spectrum typically reduces system EMI by 8dB to 10dB. This simplifies EMI qualification without resorting to board design iterations or costly shielding. The ICS9248-136 employs a proprietary closed loop design, which tightly controls the percentage of spreading over process and temperature variations.

Serial programming I<sup>2</sup>C interface allows changing functions, stop clock programming and frequency selection.

#### **Power Groups**

VDDCPU = CPU VDDPCI = PCICLK\_F, PCICLK VDDSDR = SDRAM VDD48 = 48MHz, 24MHz, fixed PLL VDDA = Core, PLL, X1, X2 VDDAGP=AGP, REF

#### **MODE Pin Power Management Control Input**

MODE Pin 21	Pin 27	Pin 28	Pin 30	Pin 31	
0	SDRAM11	SDRAM10	SDRAM9	SDRAM8	
1	CPU_STOP#	PCI_STOP#	SDRAM_STOP#	PD#	

### **Advance Information**



# **Serial Configuration Command Bitmap** Byte0: Functionality and Frequency Select Register (default = 0)

Bit		Description						PWD				
	Bit 2	Bit 7 FS3	Bit 6 FS2	Bit 5 FS1	Bit 4 FS0	CPU	SDRAM	PCI	AGP SEL = 0	AGP SEL = 1	Spread Precentage	
	0	0	0	0	0	100.00	100.00	33.33	66.67	50.00	0 to -0.5% Down Spread	1
	0	0	0	0	1	100.00	133.33	33.33	66.67	50.00	0 to -0.5% Down Spread	1
	0	0	0	1	0	100.00	150.00	30.00	60.00	50.00	+/- 0.25% Center Spread	1
	0	0	0	1	1	100.00	66.67	33.33	66.67	50.00	0 to -0.5% Down Spread	
	0	0	1	0	0	112.00	112.00	33.60	67.20	56.00	+/- 0.25% Center Spread	
	0	0	1	0	1	125.00	100.00	31.25	62.50	50.00	+/- 0.25% Center Spread	
	0	0	1	1	0	124.00	124.00	31.00	62.00	46.50	+/- 0.25% Center Spread	1
	0	0	1	1	1	133.33	100.00	33.33	66.67	50.00	0 to -0.5% Down Spread	1
	0	1	0	0	0	133.33	133.33	33.33	66.67	50.00	0 to -0.5% Down Spread	]
	0	1	0	0	1	150.00	150.00	30.00	60.00	50.00	+/- 0.25% Center Spread	]
	0	1	0	1	0	111.11	166.67	33.33	66.67	55.56	+/- 0.25% Center Spread	
	0	1	0	1	1	110.00	165.00	33.00	66.00	55.00	+/- 0.25% Center Spread	
	0	1	1	0	0	166.67	166.67	33.33	66.67	55.56	+/- 0.25% Center Spread	- 00000 Note1
	0	1	1	0	1	90.00	90.00	30.00	60.00	45.00	+/- 0.25% Center Spread	
Bit 2	0	1	1	1	0	48.00	48.00	32.00	64.00	48.00	+/- 0.25% Center Spread	
Bit 7:4	0	1	1	1	1	45.00	60.00	30.00	60.00	45.00	+/- 0.25% Center Spread	
	1	0	0	0	0	100.30	100.30	33.43	66.87	50.15	+/- 0.25% Center Spread	
	1	0	0	0	1	100.30	133.73	33.43	66.87	50.15	+/- 0.25% Center Spread	
	1	0	0	1	0	105.00	157.50	31.50	63.00	52.50	+/- 0.25% Center Spread	
	1	0	0	1	1	100.30	66.87	33.43	66.87	50.15	+/- 0.25% Center Spread	
	1	0	1	0	0	110.00	110.00	33.00	66.00	55.00	+/- 0.25% Center Spread	
	1	0	1	0	1	103.00	103.00	34.33	68.67	51.50	+/- 0.25% Center Spread	
	1	0	1	1	0	103.00	137.33	34.33	68.67	51.50	+/- 0.25% Center Spread	
	1	0	1	1	1	133.73	100.30	33.43	66.87	50.15	+/- 0.25% Center Spread	
	1	1	0	0	0	133.73	133.73	33.43	66.87	50.15	+/- 0.25% Center Spread	
	1	1	0	0	1	140.00	140.00	35.00	70.00	52.50	+/- 0.25% Center Spread	
	1	1	0	1	0	137.33	103.00	34.33	68.67	51.50	+/- 0.25% Center Spread	
	1	1	0	1	1	137.33	137.33	34.33	68.67	51.50	+/- 0.25% Center Spread	
	1	1	1	0	0	105.00	105.00	35.00	70.00	52.50	+/- 0.25% Center Spread	
	1	1	1	0	1	138.33	138.33	34.58	69.17	51.88	+/- 0.25% Center Spread	
	1	1	1	1	0	200.00	200.00	33.33	66.67	50.00	+/- 0.25% Center Spread	
	1	1	1	1	1	104.25	139.00	34.75	69.50	52.13	+/- 0.25% Center Spread	
Bit 3	1 - Fre	quency	is sele	cted by	hardwa Bit , 2	re select, I 7:4	atched Inpu	its				0
Bit 1	0 - No 1 - Spi	rmal ead Sp	ectrum	Enable	d							0
Bit 0	0 - Ru 1- Tris		outputs	S								0

Note1:

Default at power-up will be for latched logic inputs to define frequency, as displayed by Bit 3.

**Note:** PWD = Power-Up Default

I<sup>2</sup>C is a trademark of Philips Corporation



Byte 1: CPU, Active/Inactive Register (1= enable, 0 = disable)

PIN#	PWD	DESCRIPTION
-	1	Sel24_48 (1:24MHz, 0:48MHz)
		, ,
-	1	Reserved
-	1	Reserved
-	1	Reserved
47	1	CPUCLKT0
46	1	CPUCLKC0
45	1	CPUCLKT1
-	1	Reserved
	- - - - 47 46	- 1 - 1 - 1 - 1 47 1 46 1

Byte 2: PCI, Active/Inactive Register (1= enable, 0 = disable)

BIT	PIN#	PWD	DESCRIPTION
Bit 7	-	1	Reserved
Bit 6	-	1	Reserved
Bit 5	13	1	PCICLK4
Bit 4	12	1	PCICLK3
Bit 3	11	1	PCICLK2
Bit 2	10	1	PCICLK1
Bit 1	9	1	PCICLK0
Bit 0	8	1	PCICLK_F

Byte 3: SDRAM, Active/Inactive Register (1= enable, 0 = disable)

BIT	PIN#	PWD	DESCRIPTION
Bit 7	33	1	SDRAM7
Bit 6	34	1	SDRAM6
Bit 5	36	1	SDRAM5
Bit 4	37	1	SDRAM4
Bit 3	38	1	SDRAM3
Bit 2	40	1	SDRAM2
Bit 1	41	1	SDRAM1
Bit 0	42	1	SDRAM0

Byte 4: SDRAM , Active/Inactive Register (1= enable,  $\theta$  = disable)

BIT	PIN#	PWD	DESCRIPTION
Bit 7	-	1	Reserved
Bit 6	21	1	24_48MHz
Bit 5	20	1	48MHz
Bit 4	26	1	SDRAM12
Bit 3	27	1	SDRAM11
Bit 2	28	1	SDRAM10
Bit 1	30	1	SDRAM9
Bit 0	31	1	SDRAM8

Byte 5: AGP, Active/Inactive Register (1= enable, 0 = disable)

BIT	PIN#	PWD	DESCRIPTION
Bit 7	-	X	FS3 (Readback)
Bit 6	-	X	FS2 (Readback)
Bit 5	-	X	FS1 (Readback)
Bit 4	-	X	FS0 (Readback)
Bit 3	3	1	REF1
Bit 2	2	1	REF0
Bit 1	17	1	AGPCLK1
Bit 0	16	1	AGPCLK0

- 1. Inactive means outputs are held LOW and are disabled from switching.
- 2. Latched Frequency Selects (FS#) will be inverted logic load of the input frequency select pin conditions.

# **Advance Information**



Byte 6: Control , Active/Inactive Register (1= enable, 0 = disable)

BIT	PIN#	PWD	DESCRIPTION
Bit7	2,3	0	REF strength 0=1X, 1=2X
Bit6	45	0	CPUCLKT1 - Stop - Control 0=CPU_STOP# will control CPUCLKT1, 1=CPUCLKT1 is free running even if CPU_STOP# is low
Bit5	-	X	AGPSEL (Readback)
Bit4	-	X	MODE (Readback)
Bit3	-	X	CPU_STOP# (Readback)
Bit2	-	X	PCI_STOP# (Readback)
Bit1	-	X	SDRAM_STOP# (Readback)
Bit0	-	1	AGP Speed Toggle 0=AGPSEL (pin2) will be determined by latch input setting, 1=AGPSEL will be opposite of latch input setting

Byte 7: Vendor ID Register (1= enable, 0 = disable)

BIT	PIN#	PWD	DESCRIPTION
Bit 7	-	0	Reserved
Bit 6	-	0	Reserved
Bit 5	-	1	Reserved
Bit 4	-	0	Reserved
Bit 3	-	1	Reserved
Bit 2	-	0	Reserved
Bit 1	-	0	Reserved
Bit 0	-	0	Reserved



### **Absolute Maximum Ratings**

Supply Voltage . . . . . . . . . . . . . . . . . 5.5 V

Logic Inputs . . . . . . . . . . . . GND -0.5 V to V<sub>DD</sub> +0.5 V

Ambient Operating Temperature...... 0°C to +70°C

Storage Temperature ...... -65°C to +150°C

Stresses above those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only and functional operation of the device at these or any other conditions above those listed in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

### Electrical Characteristics - Input/Supply/Common Output Parameters

 $T_A = 0 - 70C$ ; Supply Voltage  $V_{DD} = 3.3 \text{ V} + /-5\%$  (unless otherwise stated)

	е вы			$\checkmark$		
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Input High Voltage	$V_{\mathrm{IH}}$		2		V <sub>DD</sub> +0.3	V
Input Low Voltage	$ m V_{IL}$		$V_{SS}$ -0.3		0.8	V
Supply Current	$I_{DD}$	$C_L = 0 \text{ pF}$ ; Select @ 66M			180	mA
Supply Cullent	$I_{DDL}$		$\supset$		30	mA
Input frequency	Fi	$V_{DD} = 3.3 \text{ V};$				MHz
In must Composition and	CIN	Logic Inputs			5	pF
Input Capacitance <sup>1</sup>	$C_{INX}$	X1 & X2 pins	27		45	pF
Transition Time <sup>1</sup>	$T_{trans}$	To 1st crossing of target Freq.			3	ms
Settling Time <sup>1</sup>	$T_s$	From 1st crossing to 1% target Freq.				ms
Clk Stabilization <sup>1</sup>	T <sub>STAB</sub>	From $V_{DD} = 3.3 \text{ V}$ to 1% target Freq.			3	ms
Skew <sup>1</sup>	T <sub>CPU-PCI</sub>	$V_T = 1.5 \text{ V};$	1.0		4.0	ms
Skew <sup>1</sup>	T <sub>CPU-SPREAD</sub>	$V_T = 1.5 \text{ V};$			500.0	ps

<sup>&</sup>lt;sup>1</sup>Guarenteed by design, not 100% tested in production.

#### **Advance Information**



### **Electrical Characteristics - CPUCLK (Open Drain)**

 $T_A = 0 - 70^{\circ} \text{ C}$ ;  $V_{DD} = 3.3 \text{ V} + /-5\%$ ;  $C_L = 20 \text{ pF (unless otherwise stated)}$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Impedance	$Z_{O}$	$V_O = V_X$				Ω
Output High Voltage	V <sub>OH2B</sub>	Termination to $V_{pull-up(external)}$	1		1.2	V
Output Low Voltage	V <sub>OL2B</sub>	Termination to $V_{pull-up(external)}$	^		0.4	V
Output Low Current	$I_{OL2B}$	$V_{OL} = 0.3 \text{ V}$	18			mA
Rise Time <sup>1</sup>	t <sub>r2B</sub>	$V_{OL} = 0.3 \text{ V}, V_{OH} = 1.2 \text{ V}$			0.9	ns
Fall Time <sup>1</sup>	t <sub>f2B</sub>	$V_{OH} = 1.2 \text{ V}, V_{OL} = 0.3 \text{ V}$		> <	0.9	ns
Differential voltage-AC <sup>1</sup>	$V_{\mathrm{DIF}}$	Note 2	0.4		V <sub>pullup(external)</sub> + 0.6	V
Differential voltage-DC <sup>1</sup>	V <sub>DIF</sub>	Note 2	0.2		V <sub>pullup(external)</sub> + 0.6	V
Differential Crossover Voltage <sup>1</sup>	Vx	Note 3	550	>	1100	mV
Duty Cycle <sup>1</sup>	$d_{t2B}$	$V_T = 50\%$	45		55	%
Skew <sup>1</sup>	$t_{sk2B}$	VT = 50%			200	ps
Jitter, Cycle-to-cycle <sup>1</sup>	t <sub>jcyc-cyc2B</sub>	$V_T = V_X$		_	250	ps
Jitter, Absolute <sup>1</sup>	t <sub>jabs2B</sub>	VT = 50%	-250	×	+250	ps

#### Notes:

- 1 Guaranteed by design, not 100% tested in production.
- 2  $V_{DIF}$  specifies the minimum input differential voltages ( $V_{TR}$ - $V_{CP}$ ) required for switching, where  $V_{TR}$  is the "true" input level and  $V_{CP}$  is the "complement" input level.
- $3 Vpullup_{(external)} = 1.5V, Min = Vpullup_{(external)}/2 150mV; Max = (Vpullup_{(external)}/2) + 150mV; Max = (Vpullu$

### Electrical Characteristics - 24M, 48M, REF, AGP

 $T_A = 0 - 70C$ ;  $V_{DD} = V_{DDL} = 3.3 \text{ V +/-5\%}$ ;  $C_L = 20 \text{ pF (unless otherwise stated)}$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Impedance	RDSP5	$V_{\rm O} = V_{\rm DD}*(0.5)$	20		60	Ω
Output Impedance	R <sub>DSN5</sub> <sup>1</sup>	$V_O = V_{DD}*(0.5)$	20		60	Ω
Output High Voltage	V <sub>OH5</sub>	I <sub>OH</sub> = -14 mA	2.4			V
Output Low Voltage	V <sub>OL5</sub>	$I_{OL} = 6.0 \text{ mA}$			0.4	V
Output High Current	Іон5	Vон = 2.0 V			-20	mA
Output Low Current	Iol5	$V_{OL} = 0.8 \text{ V}$	10			mA
Rise Time	$t_{\rm r5}^{-1}$	$V_{OL} = 0.4 \text{ V}, V_{OH} = 2.4 \text{ V}$			4.0	ns
Fall Time	t <sub>f5</sub> 1	$V_{OH} = 2.4 \text{ V}, V_{OL} = 0.4 \text{ V}$			4.0	ns
Duty Cycle	dt5 <sup>1</sup>	$V_T = 1.5 \text{ V}$	45.0		55.0	%
Jitter	t <sub>j1s5</sub> 1	$V_T = 1.5 \text{ V}$			500	ps

<sup>&</sup>lt;sup>1</sup>Guarenteed by design, not 100% tested in production.





### **Electrical Characteristics - PCI**

 $T_A = 0 - 70C$ ;  $V_{DD} = 3.3 \text{ V +/-5\%}$ ;  $C_L = 30 \text{ pF (unless otherwise stated)}$ 

-						
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Impedance	$R_{DSP1}^{1}$	$V_{\rm O} = V_{\rm DD}^*(0.5)$	12 <		55	Ω
Output Impedance	R <sub>DSN1</sub> <sup>1</sup>	$V_{O} = V_{DD}^{*}(0.5)$	12		55	Ω
Output High Voltage	V <sub>OH1</sub>	$I_{OH} = -18 \text{ mA}$	2.4			V
Output Low Voltage	V <sub>OL1</sub>	$I_{OL} = 9.4 \text{ mA}$			0.4	V
Output High Current	$I_{OH1}$	$V_{OH} = 2.0 \text{ V}$	>		-22	mA
Output Low Current	$I_{\mathrm{OL1}}$	$V_{OL} = 0.8 \text{ V}$	25			mA
Rise Time	$t_{r1}^{1}$	$V_{OL} = 0.4 \text{ V}, V_{OH} = 2.4 \text{ V}$			2.0	ns
Fall Time	$t_{f1}^{-1}$	$V_{OH} = 2.4 \text{ V}, V_{OL} = 0.4 \text{ V}$			2.0	ns
Duty Cycle	$d_{t1}^{-1}$	$V_T = 1.5 \text{ V}$	45.0		55.0	%
Skew Window	$t_{sk1}$	$V_T = 1.5 \text{ V}$	•	_	250	ps
Jitter	$t_{\mathrm{j1s1}}^{-1}$	$V_T = 1.5 V$	<		150	ps

<sup>&</sup>lt;sup>1</sup>Guarenteed by design, not 100% tested in production.

### **Electrical Characteristics - SDRAM**

 $T_A = 0 - 70C$ ;  $V_{DD} = V_{DDL} 3.3 \text{ V +/-5\%}$ ;  $C_L = 30 \text{ pF (unless otherwise stated)}$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Impedance	$R_{DSP2A}^{1}$	$V_{O} = V_{DD}^{*}(0.5)$	10		20	Ω
Output Impedance	$R_{DSN2A}^{1}$	$V_{O} = V_{DD}^{*}(0.5)$	10		20	Ω
Output High Voltage	V <sub>OH2A</sub>	$I_{OH} = -28 \text{ mA}$	2.4			V
Output Low Voltage	$V_{OL2A}$	$I_{OL} = 19 \text{ mA}$			0.4	V
Output High Current	$I_{OH2A}$	$V_{OH} = 2.0 \text{ V}$			-42	mA
Output Low Current	$I_{OL2A}$	$V_{OL} = 0.8 \text{ V}$	33			mA
Rise Time	$t_{r2A}^{1}$	$V_{OL} = 0.4 \text{ V}, V_{OH} = 2.4 \text{ V}$	0.5		2.0	ns
Fall Time	$t_{f2A}^{1}$	$V_{OH} = 2.4 \text{ V}, V_{OL} = 0.4 \text{ V}$	0.5		2	ns
Duty Cycle	$d_{t2A}^{1}$	$V_T = 1.5 \text{ V}$	45		55	%
Skew Window (output to output)	$t_{sk2A}^{1}$	$V_T = 1.5 \text{ V}$			250	ps
Jitter <sup>1</sup>	t <sub>cyc-cyc</sub>	$V_T = 1.5 \text{ V}$			250.0	ps

<sup>&</sup>lt;sup>1</sup>Guarenteed by design, not 100% tested in production.



# General I<sup>2</sup>C serial interface information

The information in this section assumes familiarity with I<sup>2</sup>C programming. For more information, contact ICS for an I<sup>2</sup>C programming application note.

#### **How to Write:**

- Controller (host) sends a start bit.
- Controller (host) sends the write address D2 (H)
- ICS clock will acknowledge
- Controller (host) sends a dummy command code
- ICS clock will acknowledge
- Controller (host) sends a dummy byte count
- ICS clock will acknowledge
- Controller (host) starts sending first byte (Byte 0) through byte 6
- ICS clock will acknowledge each byte one at a time.
- Controller (host) sends a Stop bit

How to Write:				
Controller (Host)	ICS (Slave/Receiver)			
Start Bit				
Address				
D2 <sub>(H)</sub>				
	ACK			
Dummy Command Code				
	ACK			
Dummy Byte Count				
	ACK			
Byte 0				
	ACK			
Byte 1				
	ACK			
Byte 2				
	A CK			
Byte 3				
	ACK			
Byte 4				
	ACK			
Byte 5	4.0%			
D	ACK			
Byte 6	4.0%			
D	ACK			
Byte 7	4.0%			
24 87	ACK			
Stop Bit				

#### How to Read:

- Controller (host) will send start bit.
- Controller (host) sends the read address D3<sub>(H)</sub>
- ICS clock will acknowledge
- ICS clock will send the byte count
- Controller (host) acknowledges
- ICS clock sends first byte (Byte 0) through byte 7
- Controller (host) will need to acknowledge each byte
- Controller (host) will send a stop bit

How to Read:					
Controller (Host)	ICS (Slave/Receiver)				
Start Bit					
Address					
D3 <sub>(H)</sub>					
	ACK				
	Byte Count				
ACK					
	Byte 0				
ACK					
	Byte 1				
ACK					
	Byte 2				
ACK					
	Byte 3				
ACK					
	Byte 4				
ACK					
	Byte 5				
ACK					
	Byte 6				
ACK					
	Byte 7				
Stop Bit					

- 1. The ICS clock generator is a slave/receiver, I<sup>2</sup>C component. It can read back the data stored in the latches for verification. **Read-Back will support Intel PIIX4** "Block-Read" protocol.
- 2. The data transfer rate supported by this clock generator is 100K bits/sec or less (standard mode)
- 3. The input is operating at 3.3V logic levels.
- 4. The data byte format is 8 bit bytes.
- 5. To simplify the clock generator I<sup>2</sup>C interface, the protocol is set to use only "**Block-Writes**" from the controller. The bytes must be accessed in sequential order from lowest to highest byte with the ability to stop after any complete byte has been transferred. The Command code and Byte count shown above must be sent, but the data is ignored for those two bytes. The data is loaded until a Stop sequence is issued.
- 6. At power-on, all registers are set to a default condition, as shown.





# Shared Pin Operation - Input/Output Pins

The I/O pins designated by (input/output) on the ICS9248-136 serve as dual signal functions to the device. During initial power-up, they act as input pins. The logic level (voltage) that is present on these pins at this time is read and stored into a 5-bit internal data latch. At the end of Power-On reset, (see AC characteristics for timing values), the device changes the mode of operations for these pins to an output function. In this mode the pins produce the specified buffered clocks to external loads.

To program (load) the internal configuration register for these pins, a resistor is connected to either the VDD (logic 1) power supply or the GND (logic 0) voltage potential. A 10 Kilohm (10K) resistor is used to provide both the solid CMOS programming voltage needed during the power-up programming period and to provide an insignificant load on the output clock during the subsequent operating period.

Figure 1 shows a means of implementing this function when a switch or 2 pin header is used. With no jumper is installed the pin will be pulled high. With the jumper in place the pin will be pulled low. If programmability is not necessary, than only a single resistor is necessary. The programming resistors should be located close to the series termination resistor to minimize the current loop area. It is more important to locate the series termination resistor close to the driver than the programming resistor.





Fig. 1



### CPU\_STOP# Timing Diagram

CPU\_STOP# is an asychronous input to the clock synthesizer. It is used to turn off the CPU clocks for low power operation. CPU\_STOP# is synchronized by the ICS9248-136. The minimum that the CPU clock is enabled (CPU\_STOP# high pulse) is 100 CPU clocks. All other clocks will continue to run while the CPU clocks are disabled. The CPU clocks will always be stopped in a low state and start in such a manner that guarantees the high pulse width is a full pulse. CPU clock on latency is less than 4 CPU clocks and CPU clock off latency is less than 4 CPU clocks.




- 1. All timing is referenced to the internal CPU clock.
- 2. CPU\_STOP# is an asynchronous input and metastable conditions may exist. This signal is synchronized to the CPU clocks inside the ICS9248-136.
- 3. All other clocks continue to run undisturbed.





### PCI\_STOP# Timing Diagram

PCI\_STOP# is an asynchronous input to the ICS9248-136. It is used to turn off the PCICLK clocks for low power operation. PCI\_STOP# is synchronized by the ICS9248-136 internally. The minimum that the PCICLK clocks are enabled (PCI\_STOP# high pulse) is at least 10 PCICLK clocks. PCICLK clocks are stopped in a low state and started with a full high pulse width guaranteed. PCICLK clock on latency cycles are only one rising PCICLK clock off latency is one PCICLK clock.




- 1. All timing is referenced to the Internal CPUCLK (defined as inside the ICS9248-136 device.)
- 2. PCI\_STOP# is an asynchronous input, and metastable conditions may exist. This signal is required to be synchronized inside the ICS9248-136.
- 3. All other clocks continue to run undisturbed.
- 4. CPU\_STOP# is shown in a high (true) state.



# SDRAM\_STOP# Timing Diagram

SDRAM\_STOP# is an asychronous input to the clock synthesizer. It is used to stop SDRAM clocks for low power operation. SDRAM\_STOP# is synchronized to complete it's current cycle, by the **ICS9248-136**. All other clocks will continue to run while the SDRAM clocks are disabled. The SDRAM clocks will always be stopped in a low state and start in such a manner that guarantees the high pulse width is a full pulse.




- 1. All timing is referenced to the internal CPU clock.
- SDRAM is an asynchronous input and metastable conditions may exist. This signal is synchronized to the SDRAM clocks inside the ICS9248-136.
- 3. All other clocks continue to run undisturbed.



### **PD# Timing Diagram**


The power down selection is used to put the part into a very low power state without turning off the power to the part. PD# is an asynchronous active low input. This signal needs to be synchronized internal to the device prior to powering down the clock synthesizer.

Internal clocks are not running after the device is put in power down. When PD# is active low all clocks need to be driven to a low value and held prior to turning off the VCOs and crystal. The power up latency needs to be less than 3 mS. The power down latency should be as short as possible but conforming to the sequence requirements shown below. PCI\_STOP# and CPU\_STOP# are considered to be don't cares during the power down operations. The REF and 48MHz clocks are expected to be stopped in the LOW state as soon as possible. Due to the state of the internal logic, stopping and holding the REF clock outputs in the LOW state may require more than one clock cycle to complete.



- 1. All timing is referenced to the Internal CPUCLK (defined as inside the ICS9248-136 device).
- 2. As shown, the outputs Stop Low on the next falling edge after PD# goes low.
- 3. PD# is an asynchronous input and metastable conditions may exist. This signal is synchronized inside this part.
- 4. The shaded sections on the VCO and the Crystal signals indicate an active clock.
- 5. Diagrams shown with respect to 133MHz. Similar operation when CPU is 100MHz.





300 mil SSOP

SYMBOL	In Millin COMMON D		In Ind	ches NMENSIONS		
	MIN	MAX	MIN	MAX		
Α	2.413	2.794	.095	.110		
A1	0.203	0.406	.008	.016		
b	0.203	0.343	.008	.0135		
С	0.127	0.254	.005	.010		
D	SEE VAF	RIATIONS	SEE VARIATIONS			
Е	10.033	10.668	.395	.420		
E1	7.391	7.595	.291	.299		
е	0.635	BASIC	0.025	BASIC		
h	0.381	0.635	.015	.025		
Ĺ	0.508	1.016	.020	.040		
N	SEE VAF	RIATIONS	SEEVAF	RIATIONS		
α	0°	8°	0°	8°		

#### **VARIATIONS**

N	Dn	nm.	D (inch)		
IN	MIN	MAX	MIN	MAX	
28	9.398	9.652	.370	.380	
34	11.303	11.557	.445	.455	
48	15.748	16.002	.620	.630	
56	18.288	18.542	.720	.730	
64	20.828	21.082	.820	.830	

# **Ordering Information**

ICS9248<sub>¥</sub>F-136-T

Example:

ICS XXXX y F - PPP - T

Designation for tape and reel packaging

Pattern Number (2 or 3 digit number for parts with ROM code patterns)

Package Type
F=SSOP

Revision Designator (will not correlate with datasheet revision)

Device Type (consists of 3 or 4 digit numbers)

Prefix

ICS, AV = Standard Device