## Frequency Generator \& Integrated Buffers for PENTIUM/Pro ${ }^{\text {TM }}$

## General Description

The ICS9148-82 generates all clocks required for high speed RISC or CISC microprocessor systems such as Intel PentiumPro or Cyrix. Eight different reference frequency multiplying factors are externally selectable with smooth frequency transitions.

Spread spectrum may be enabled through $\mathrm{I}^{2} \mathrm{C}$ programming. Spread spectrum typically reduces system EMI by 8 dB to 10 dB . This simplifies EMI qualification without resorting to board design iterations or costly shielding. The ICS9148-82 employs a proprietary closed loop design, which tightly controls the percentage of spreading over process and temperature variations.

Serial programming $\mathrm{I}^{2} \mathrm{C}$ interface allows changing functions, stop clock programming and frequency selection. The SDRAM12 output may be used as a feed back into an off chip PLL.

## Block Diagram



## Power Groups

VDD1 = REF (0:1), X1, X2
VDD2 $=$ PCICLK_F, PCICLK $(0: 5)$
VDD3 $=\operatorname{SDRAM}(0: 12)$, supply for PLL core
VDD4 $=$ AGP (1:2)
VDD5 $=$ Fixed PLL, 48 MHz, AGP0
VDDL $=\operatorname{CPUCLK}(0: 2)$

## Features

- Generates the following system clocks:
$-3 \mathrm{CPU}(2.5 \mathrm{~V} / 3.3 \mathrm{~V})$ upto 100 MHz .
-6PCI(3.3V)@33.3MHz
-3AGP(3.3V)@2x PCI
-13 SDRAMs(3.3V) up to 100 MHz
-1 REF(3.3V)@14.318MHz
- Skew characteristics:
- CPU-CPU $\leq 250 \mathrm{ps}$
- CPU(early)-PCI : 1-4ns, Center 2.6ns
-AGP-PCI: 500ps
- Supports Spread Spectrum modulation \& $\mathrm{I}^{2} \mathrm{C}$ programming for Power Management, Frequency Select
- Efficient Power management scheme through PCI and CPU STOP CLOCKS.
- Uses external 14.318MHz crystal
- 48 pin 300 mil SSOP.


48-Pin SSOP

* Internal Pull-up Resistor of 240 K to 3.3 V on indicated inputs

ICS9148-82

## Pin Descriptions

| PIN NUMBER | PIN NAME | TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| 1 | VDD1 | PWR | Ref (0:2), XTAL power supply, nominal 3.3V |
| 2 | REF0 | OUT | 14.318 Mhz reference clock. |
|  | CPU3.3\#_2.5 ${ }^{1,2}$ | IN | Indicates whether VDDL2 is 3.3 V or 2.5 V . High=2.5V CPU, LOW=3.3V $\mathrm{CPU}^{1}$. Latched input ${ }^{2}$ |
| $\begin{gathered} 3,9,16,22,27, \\ 33,39,45 \\ \hline \end{gathered}$ | GND | PWR | Ground |
| 4 | X1 | IN | Crystal input, has internal load cap (33pF) and feedback resistor from X2 |
| 5 | X2 | OUT | Crystal output, nominally 14.318 MHz . Has internal load cap (33pF) |
| 6 | VDD2 | PWR | Supply for PCICLK_F and PCICLK (0:5), nominal 3.3V |
| 7 | PCICLK_F | OUT | Free running PCI clock output. Synchronous with CPUCLKs with 1-4ns skew (CPU early) This is not affected by PCI_STOP\# |
|  | FS1 ${ }^{1,2}$ | IN | Frequency select pin. Latched Input. Along with other FS pins determins the CPU, SDRAM, PCI \& AGP frewuencies. |
| 8 | PCICLK0 | OUT | PCI clock outputs. Synchrounous CPUCLKs with 1-4ns skew (CPU early) |
|  | FS2 ${ }^{1,2}$ | IN | Frequency select pin. Latched Input |
| 10, 11, 12, 13 | PCICLK(1:4) | OUT | PCI clock outputs. Synchrounous CPUCLKs with 1-4ns skew (CPU early) |
| 14 | VDD5 | PWR | Supply for fixed PLL, 48MHz, AGP0 |
| 15 | BUFFERIN | IN | Input pin for SDRAM buffers. |
| 17 | CPU_STOP\# ${ }^{1}$ | IN | Halts CPUCLK (0:3) clocks at logic 0 level, when input low (in Mobile Mode, MODE=0) |
|  | SDRAM 11 | OUT | SDRAM clock output |
| 18 | PCI_STOP\# ${ }^{1}$ | IN | Halts PCICLK(0:5) clocks at logic 0 level, when input low (In mobile mode, MODE=0) |
|  | SDRAM 10 | OUT | SDRAM clock output |
| $\begin{gathered} 28,29,31,32,34, \\ 35,37,38 \end{gathered}$ | SDRAM (0:9) | OUT | SDRAM clock outputs. |
| 20 | AGP_STOP\# | IN | This asynchronous input halts $\operatorname{AGP}(1: 2)$ clocks at logic " 0 " level when input low (in Mobile Mode, MODE=0) Does not affect AGP0 |
|  | SDRAM9 | OUT | SDRAM clock output |
| 21 | PD\# | IN | This asyncheronous Power Down input Stops the VCO, crystal \& internal clocks when active, Low. (In Mobile Mode, MODE=0) |
|  | SDRAM8 | OUT | SDRAM clock output |
| 19,30,36 | VDD3 | PWR | Supply for SDRAM (0:11), CPU Core, 48MHz clocks, nominal 3.3V. |
| 23 | SDATA | IN | Data input for $\mathrm{I}^{2} \mathrm{C}$ serial input. |
| 24 | SCLK | IN | Clock input of $\mathrm{I}^{2} \mathrm{C}$ input |
| 25 | AGP0 | OUT | Advanced Graphic Port output, powered by VDD4. Not affected by AGP STOP\# |
|  | MODE ${ }^{1,2}$ | IN | Pin 17, 18, 20 \& 21 function select pin, 1=Desktop Mode, $0=$ Mobile Mode. Latched Input. |
| 26 | 48 MHz | OUT | 48 MHz output clock for USB timing. |
|  | FS0 $0^{1,2}$ | IN | Frequency select pin. Latched Input. Along with other FS pins determins the CPU, SDRAM, PCI \& AGP frewuencies. |
| 41, 43, 44 | CPUCLK(0:3) | OUT | CPU clock outputs, powered by VDDL2. Low if CPU_STOP\#=Low |
| 40 | SDRAM12 | OUT | Feedback SDRAM clock output. |
| 42 | VDDL | PWR | Supply for CPU (0:3), either 2.5 V or 3.3 V nominal |
| 46, 47 | AGP (1:2) | OUT | Advanced Graphic Port outputs, powered by VDD4. |
| 48 | VDD4 | PWR | Supply for AGP (0:2) |

## Notes:

1: Internal Pull-up Resistor of 240 K to 3.3 V on indicated inputs
2: Bidirectional input/output pins, input logic levels are latched at internal power-on-reset. Use 10 Kohm resistor to program logic Hi to VDD or GND for logic low.

ICS9148-82

## Mode Pin - Power Management Input Control

| MODE, Pin 25 <br> (Latched Input) | Pin 17 | Pin 18 | Pin 20 | Pin 21 |
| :---: | :---: | :---: | :---: | :---: |
| 0 | CPU_STOP\# | PCI_STOP\# | AGP_STOP\# | PD\# |
| (INPUT) | (INPUT) | (INPUT) | (INPUT) |  |
| 1 | SDRAM 11 <br> (OUTPUT) | SDRAM 10 <br> (OUTPUT) | SDRAM 9 <br> (OUTPUT) | SDRAM 8 <br> (OUTPUT) |

## Power Management Functionality

| AGP_STOP\# | CPU_STOP\# | PCI_STOP\# | AGP, <br> CPUCLK <br> Outputs | PCICLK <br> $(\mathbf{0 : 5})$ | PCICLK_F, <br> REF, 48MHz <br> and SDRAM | Crystal <br> OSC | VCO | AGP(1:2) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 1 | Stopped Low | Running | Running | Running | Running | Running |
| 1 | 1 | 1 | Running | Running | Running | Running | Running | Running |
| 1 | 1 | 0 | Running | Stopped Low | Running | Running | Running | Running |
| 0 | 1 | 1 | Running | Running | Running | Running | Running | Stopped Low |

## CPU 3.3\#_2.5V Buffer selector for CPUCLK drivers.

| CPU3.3\#_2.5 <br> Input level <br> (Latched Data) | Buffer Selected for <br> operation at: |
| :---: | :---: |
| 1 | 2.5 V VDD |
| 0 | 3.3 V VDD |

## Functionality

$\mathrm{V}_{\mathrm{DD}} 1,2,3,4=3.3 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{DDL}}=2.5 \mathrm{~V} \pm 5 \%$ or $3.3 \pm 5 \%, \mathrm{TA}=0$ to $70^{\circ} \mathrm{C}$
Crystal (X1, X2) $=14.31818 \mathrm{MHz}$

| FS2 | FS1 | FS0 | CPU, SDRAM <br> $(\mathrm{MHz})$ | PCI <br> $(\mathrm{MHz})$ | AGP <br> $(\mathrm{MHz})$ | REF, IOAPIC <br> $(\mathrm{MHz})$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 100 | 33.3 | 66.6 | 14.318 |
| 1 | 1 | 0 | 95.25 | 31.75 | 63.5 | 14.318 |
| 1 | 0 | 1 | 83.3 | 33.3 | 66.6 | 14.318 |
| 1 | 0 | 0 | 75 | 30 | 60 | 14.318 |
| 0 | 1 | 1 | 75 | 37.5 | 75 | 14.318 |
| 0 | 1 | 0 | 68.5 | 34.25 | 68.5 | 14.318 |
| 0 | 0 | 1 | 66.8 | 33.4 | 66.8 | 14.318 |
| 0 | 0 | 0 | 90 | 30 | 60 | 14.318 |

## General $I^{2} C$ serial interface information

The information in this section assumes familiarity with $\mathrm{I}^{2} \mathrm{C}$ programming. For more information, contact ICS for an $\mathrm{I}^{2} \mathrm{C}$ programming application note.

## How to Write:

- Controller (host) sends a start bit.
- Controller (host) sends the write address D2 ${ }_{(\mathrm{H})}$
- ICS clock will acknowledge
- Controller (host) sends a dummy command code
- ICS clock will acknowledge
- Controller (host) sends a dummy byte count
- ICS clock will acknowledge
- Controller (host) starts sending first byte (Byte 0 ) through byte 5
- ICS clock will acknowledge each byte one at a time.
- Controller (host) sends a Stop bit

| How to Write: |  |
| :---: | :---: |
| Controller (Host) | ICS (Slave/Receiver) |
| Start Bit |  |
| Address D2 (H) |  |
|  | ACK |
| Dummy Command Code |  |
|  | ACK |
| Dummy Byte Count |  |
|  | ACK |
| Byte 0 |  |
|  | ACK |
| Byte 1 |  |
|  | ACK |
| Byte 2 |  |
|  | ACK |
| Byte 3 |  |
|  | ACK |
| Byte 4 |  |
|  | ACK |
| Byte 5 |  |
|  | ACK |
| Stop Bit |  |

## How to Read:

- Controller (host) will send start bit.
- Controler (host) sends the read address D3 ${ }_{(\mathrm{H})}$
- ICS clock will acknowledge
- ICS clock will send the byte count
- Controller (host) acknowledges
- ICS clock sends first byte (Byte 0) through byte 5
- Controller (host) will need to acknowledge each byte
- Controller (host) will send a stop bit

| How to Read: |  |
| :---: | :---: |
| Controller (Host) | ICS (Slave/Receiver) |
| Start Bit |  |
| $\begin{gathered} \hline \text { Address } \\ \mathrm{D}_{(\mathrm{H})} \end{gathered}$ |  |
|  | ACK |
|  | Byte Count |
| ACK |  |
|  | Byte 0 |
| ACK |  |
|  | Byte 1 |
| ACK |  |
|  | Byte 2 |
| ACK |  |
|  | Byte 3 |
| ACK |  |
|  | Byte 4 |
| ACK |  |
|  | Byte 5 |
| ACK |  |
| Stop Bit |  |

## Notes:

1. The ICS clock generator is a slave/receiver, $I^{2} \mathrm{C}$ component. It can read back the data stored in the latches for verification. Read-Back will support Intel PIIX4 "Block-Read" protocol.
2. The data transfer rate supported by this clock generator is 100 K bits $/ \mathrm{sec}$ or less (standard mode)
3. The input is operating at 3.3 V logic levels.
4. The data byte format is 8 bit bytes.
5. To simplify the clock generator $\mathrm{I}^{2} \mathrm{C}$ interface, the protocol is set to use only "Block-Writes" from the controller. The bytes must be accessed in sequential order from lowest to highest byte with the ability to stop after any complete byte has been transferred. The Command code and Byte count shown above must be sent, but the data is ignored for those two bytes. The data is loaded until a Stop sequence is issued.
6. At power-on, all registers are set to a default condition, as shown.

## Serial Configuration Command Bitmap

Byte0: Functionality and Frequency Select Register (default =0)

| Bit | Description |  |  |  | PWD |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Bit 7 | Must be 0 for normal operation |  |  |  | 0 |
|  | $0- \pm 0.25 \%$ Spread Spectrum Modulation $1- \pm 0.6 \%$ Spread Spectrum Modulation |  |  |  |  |
| Bit | Bit6 Bit5 Bit4 111 110 101 100 011 010 001 000 | CPU Clock 100 95.25 83.3 75 75 68.5 66.8 90 | $\begin{gathered} \mathrm{PCI} \\ 33.3 \\ 31.75 \\ 33.3 \\ 30.5 \\ 37.5 \\ 34.25 \\ 33.4 \\ 30 \end{gathered}$ | $\begin{gathered} \text { AGP } \\ 66.6 \\ 63.5 \\ 66.6 \\ 60 \\ 75 \\ 68.5 \\ 6.8 \\ 60 \end{gathered}$ | Note1 |
| Bit 3 | 0 - Frequency is selected by hardware select, Latched Inputs <br> 1 - Frequency is selected by Bit 6:4 (above) |  |  |  | 0 |
|  | Must be 0 for normal operation |  |  |  |  |
| Bit 2 | 0 - Spread Spectrum center spread type. <br> 1 - Spread Spectrum down spread type. |  |  |  | 0 |
| Bit 1 | 0 - Normal <br> 1 - Spread Spectrum Enabled |  |  |  | 0 |
| Bit 0 | 0 - Running <br> 1- Tristate all outputs |  |  |  | 0 |

Note 1. Default at Power-up will be for latched logic inputs to define frequency. Bits 4, 5, 6 are default to 000 , and if bit 3 is written to a 1 to use Bits $6: 4$, then these should be defined to desired frequency at same write cycle.

Note: PWD=Power-Up Default
$\mathrm{I}^{2} \mathrm{C}$ is a trademark of Philips Corporation

Byte 1: CPU, Active/Inactive Register
( $1=$ enable, $0=$ disable)

| Bit | Pin \# | PWD | Description |
| :---: | :---: | :---: | :--- |
| Bit 7 | - | 1 | (Reserved) |
| Bit 6 | - | 1 | (Reserved) |
| Bit 5 | - | 1 | (Reserved) |
| Bit 4 | 40 | 1 | SDRAM12 (Act/Inact) |
| Bit 3 | - | 1 | (Reserved) |
| Bit 2 | 41 | 1 | CPUCLK2 (Act/Inact) |
| Bit 1 | 43 | 1 | CPUCLK1 (Act/Inact) |
| Bit 0 | 44 | 1 | CPUCLK0 (Act/Inact) |

## Notes:

1. Inactive means outputs are held LOW and are disabled from switching.

Byte 2: PCIActive/Inactive Register
( $1=$ enable, $0=$ disable)

| Bit | Pin \# | PWD | Description |
| :---: | :---: | :---: | :--- |
| Bit 7 | - | 1 | (Reserved) |
| Bit 6 | 7 | 1 | PCICLK_F (Act/Inact) |
| Bit 5 | - | 1 | (Reserved) |
| Bit 4 | 13 | 1 | PCICLK4 (Act/Inact) |
| Bit 3 | 12 | 1 | PCICLK3 (Act/Inact) |
| Bit 2 | 11 | 1 | PCICLK2 (Act/Inact) |
| Bit 1 | 10 | 1 | PCICLK1 (Act/Inact) |
| Bit 0 | 8 | 1 | PCICLK0(Act/Inact) |

## Notes:

1. Inactive means outputs are held LOW and are disabled from switching.

Byte 3: SDRAM Active/Inactive Register
(1 = enable, 0 = disable)

| Bit | Pin \# | PWD | Description |
| :---: | :---: | :---: | :--- |
| Bit 7 | 28 | 1 | SDRAM7 (Act/Inact) |
| Bit 6 | 29 | 1 | SDRAM6 (Act/Inact) |
| Bit 5 | 31 | 1 | SDRAM5 (Act/Inact) |
| Bit 4 | 32 | 1 | SDRAM4 (Act/Inact) |
| Bit 3 | 34 | 1 | SDRAM3 (Act/Inact) |
| Bit 2 | 35 | 1 | SDRAM2 (Act/Inact) |
| Bit 1 | 37 | 1 | SDRAM1 (Act/Inact) |
| Bit 0 | 38 | 1 | SDRAM0 (Act/Inact) |

## Notes:

1. Inactive means outputs are held LOW and are disabled from switching.

Byte 5: Peripheral Active/Inactive Register ( $1=$ enable, $0=$ disable)

| Bit | Pin \# | PWD | Description |
| :---: | :---: | :---: | :--- |
| Bit 7 | - | 1 | (Reserved) |
| Bit 6 | - | 1 | (Reserved) |
| Bit 5 | - | 1 | (Reserved) |
| Bit 4 | 47 | 1 | AGP1 (Act/Inact) |
| Bit 3 | - | 1 | (Reserved) |
| Bit 2 | - | 1 | (Reserved) |
| Bit 1 | 46 | 1 | AGP2 (Act/Inact) |
| Bit 0 | 2 | 1 | REF0 (Act/Inact) |

## Notes:

1. Inactive means outputs are held LOW and are disabled from switching.

Byte 4: SDRAM Active/Inactive Register (1 = enable, 0 = disable)

| Bit | Pin \# | PWD | Description |
| :---: | :---: | :---: | :--- |
| Bit 7 | 25 | 1 | AGP0 (Active/Inactive) |
| Bit 6 | - | 1 | (Reserved) |
| Bit 5 | - | 1 | (Reserved) |
| Bit 4 | - | 1 | (Reserved) |
| Bit 3 | 17 | 1 | SDRAM11 (Act/Inact) <br> (Desktop Mode Only) |
| Bit 2 | 18 | 1 | SDRAM10 (Act/Inact) <br> (Desktop Mode Only) |
| Bit 1 | 20 | 1 | SDRAM9 (Act/Inact) |
| Bit 0 | 21 | 1 | SDRAM8 (Act/Inact) |

## Notes:

1. Inactive means outputs are held LOW and are disabled from switching.

Byte 6: Optional Register for Possible Furture Requirements

| Bit | Pin \# | PWD | Description |
| :---: | :---: | :---: | :--- |
| Bit 7 | - | 1 | (Reserved) |
| Bit 6 | - | 1 | (Reserved) |
| Bit 5 | - | 1 | (Reserved) |
| Bit 4 | - | 1 | (Reserved) |
| Bit 3 | - | 1 | (Reserved) |
| Bit 2 | - | 1 | (Reserved) |
| Bit 1 | - | 1 | (Reserved) |
| Bit 0 | - | 1 | (Reserved) |

## Notes:

1. Byte 6 is reserved by Integrated Circuit Systems for futue applications.

ICS9148-82

## CPU_STOP\# Timing Diagram

CPU_STOP\# is an asychronous input to the clock synthesizer. It is used to turn off the CPU clocks for low power operation. CPU_STOP\# is synchronized by the ICS9148-82. The minimum that the CPU clock is enabled (CPU_STOP\# high pulse) is 100 CPU clocks. All other clocks will continue to run while the CPU clocks are disabled. The CPU clocks will always be stopped in a low state and start in such a manner that guarantees the high pulse width is a full pulse. CPU clock on latency is less than 4 CPU clocks and CPU clock off latency is less than 4 CPU clocks.


Notes:

1. All timing is referenced to the internal CPU clock.
2. CPU_STOP\# is an asynchronous input and metastable conditions may exist. This signal is synchronized to the CPU clocks inside the ICS9148-82.
3. All other clocks continue to run undisturbed. (including SDRAM outputs).

ICS9148-82

## PCI_STOP\# Timing Diagram

PCI_STOP\# is an asynchronous input to the ICS9148-82. It is used to turn off the PCICLK ( $0: 5$ ) clocks for low power operation. PCI_STOP\# is synchronized by the ICS9148-82 internally. The minimum that the PCICLK ( $0: 5$ ) clocks are enabled (PCI_STOP\# high pulse) is at least 10 PCICLK ( $0: 5$ ) clocks. PCICLK ( $0: 5$ ) clocks are stopped in a low state and started with a full high pulse width guaranteed. PCICLK (0:5) clock on latency cycles are only one rising PCICLK clock off latency is one PCICLK clock.


## Notes:

1. All timing is referenced to the Internal CPUCLK (defined as inside the ICS9148 device.)
2. PCI_STOP\# is an asynchronous input, and metastable conditions may exist. This signal is required to be synchronized inside the ICS9148.
3. All other clocks continue to run undisturbed.
4. CPU_STOP\# is shown in a high (true) state.

ICS9148-82

## Shared Pin Operation Input/Output Pins

Pins 2, 7, 8, $25 \& 26$ on the ICS9148-82 serve as dual signal functions to the device. During initial power-up, they act as input pins. The logic level (voltage) that is present on these pins at this time is read and stored into a 4-bit internal data latch. At the end of Power-On reset, (see AC characteristics for timing values), the device changes the mode of operations for these pins to an output function. In this mode the pins produce the specified buffered clocks to external loads.

To program (load) the internal configuration register for these pins, a resistor is connected to either the VDD (logic 1) power supply or the GND (logic 0 ) voltage potential. A 10 Kilohm (10K) resistor is used to provide both the solid CMOS programming voltage needed during the power-up programming period and to provide an insignificant load on the output clock during the subsequent operating period.

Figs. 1 and 2 show the recommended means of implementing this function. In Fig. 1 either one of the resistors is loaded onto the board (selective stuffing) to configure the device's internal logic. Figs. 2a and b provide a single resistor loading option where either solder spot tabs or a physical jumper header may be used.

These figures illustrate the optimal PCB physical layout options. These configuration resistors are of such a large ohmic value that they do not effect the low impedance clock signals. The layouts have been optimized to provide as little impedance transition to the clock signal as possible, as it passes through the programming resistor pad(s).


Fig. 1


Fig. 2a


Fig. 2b

ICS9148-82

## Absolute Maximum Ratings

| Supply Voltage | 7.0 V |
| :---: | :---: |
| Logic Inputs | GND -0.5 V to $\mathrm{V}_{\mathrm{DD}}+0.5 \mathrm{~V}$ |
| Ambient Operating Temperature | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only and functional operation of the device at these or any other conditions above those listed in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

## Electrical Characteristics - Input/Supply/Common Output Parameters

$\mathrm{T}_{\mathrm{A}}=0-70^{\circ} \mathrm{C}$; Supply Voltage Vdd, vddl $=3.3 \mathrm{~V}+/-5 \%$ (unless otherwise stated)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input High Voltage | $\mathrm{V}_{\mathrm{IH}}$ |  | 2 |  | $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
| Input Low Voltage | $\mathrm{V}_{\text {IL }}$ |  | $\mathrm{V}_{\text {SS }}-0.3$ |  | 0.8 | V |
| Input High Current | $\mathrm{I}_{\mathrm{IH}}$ | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{DD}}$ |  | 0.1 | 5 | $\mu \mathrm{A}$ |
| Input Low Current | $\mathrm{I}_{\text {IL1 }}$ | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$; Inputs with no pull-up resistors | -5 | 2.0 |  | $\mu \mathrm{A}$ |
| Input Low Current | $\mathrm{I}_{\text {IL2 }}$ | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$; Inputs with pull-up resistors | -200 | -100 |  | $\mu \mathrm{A}$ |
| Operating <br> Supply Current | $\mathrm{I}_{\text {DD3.30P66 }}$ | $\mathrm{C}_{\mathrm{L}}=0 \mathrm{pF}$; Select @ 66.8MHz |  | 112 | 160 | mA |
|  | $\mathrm{I}_{\mathrm{DD} 3.3 \mathrm{OP100}}$ | $\mathrm{C}_{\mathrm{L}}=0 \mathrm{pF}$; Select @ 100MHz |  | 141 |  |  |
| Input frequency | $\mathrm{F}_{\mathrm{i}}$ | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$; | 12 | 14.318 | 16 | MHz |
| Input Capacitance ${ }^{1}$ | $\mathrm{C}_{\text {IN }}$ | Logic Inputs |  |  | 5 | pF |
|  | $\mathrm{C}_{\text {INX }}$ | X1 \& X2 pins | 27 | 36 | 45 | pF |
| Transition Time ${ }^{1}$ | $\mathrm{T}_{\text {Trans }}$ | To first crossing of target Freq. |  | 0.65 | 2 | ms |
| Settling Time ${ }^{1}$ | $\mathrm{T}_{\mathrm{S}}$ | From first crossing to $1 \%$ of target Freq. |  | 0.36 | 3 | ms |
| Clk Stabilization ${ }^{1}$ | $\mathrm{T}_{\text {STAB }}$ | From $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$ to $1 \%$ target Freq. |  | <2 | 2 | ms |
| Skew ${ }^{1}$ | $\mathrm{T}_{\text {CPU-PCII }}$ | $\mathrm{V}_{\mathrm{T}}=1.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{TL}}=1.25 \mathrm{~V} ; \mathrm{f}=66 / 100 \mathrm{MHz}$ | 1 | 2.45 | 4 | ns |
|  | $\mathrm{T}_{\text {CPU-PCII }}$ | $\mathrm{V}_{\mathrm{T}}=1.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{TL}}=1.25 \mathrm{~V} ; \mathrm{f}=83 / 75 \mathrm{MHz}$ | 1 | 3.8 | 4 | ns |
|  | $\mathrm{T}_{\text {AGP-PCII }}$ | $\mathrm{V}_{\mathrm{T}}=1.5 \mathrm{~V}$; AGP leads |  | 390 | 500 | ps |

${ }^{1}$ Guaranteed by design, not $100 \%$ tested in production.

## Electrical Characteristics - Input/Supply/Common Output Parameters

$\mathrm{T}_{\mathrm{A}}=0-70^{\circ} \mathrm{C}$; Supply Voltage VDD $=3.3 \mathrm{~V}+/-5 \%$, VDdL $=2.5 \mathrm{~V}+/-5 \%$ (unless otherwise stated)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operating <br> Supply Current | IDD2.50P66 | $\mathrm{CL}_{\mathrm{L}}=0 \mathrm{pF}$; Select @ 66.8 MHz |  | 14 | 20 | mA |
|  | IDD2.50P 100 | $\mathrm{CL}_{\mathrm{L}}=0 \mathrm{pF}$; Select @ 100 MHz |  | 18 | 20 |  |
| Skew ${ }^{1}$ | $\mathrm{T}_{\text {CPU-PCII }}$ | $\mathrm{V}_{\mathrm{T}}=1.5 \mathrm{~V} ; \mathrm{VTL}=1.25 \mathrm{~V} ; \mathrm{f}=66 / 100 \mathrm{MHz}$ | 1 | 2.45 | 4 | ns |
|  | $\mathrm{T}_{\text {CPU-PCII }}$ | $\mathrm{VT}=1.5 \mathrm{~V} ; \mathrm{VTL}=1.25 \mathrm{~V} ; \mathrm{f}=83 / 75 \mathrm{MHz}$ | 1 | 3.8 | 4 | ns |
|  | $\mathrm{T}_{\text {AGP-PCII }}$ | $\mathrm{V}_{\mathrm{T}}=1.5 \mathrm{~V}$; AGP Leads |  | 220 | 500 | ns |

[^0]
## Electrical Characteristics - CPUCLK

$\mathrm{T}_{\mathrm{A}}=0-70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}+/-5 \%, \mathrm{~V}_{\mathrm{DDL}}=2.5 \mathrm{~V}+/-5 \% ; \mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}$ (unless otherwise stated)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :--- | :---: | :---: | :---: | :---: |
| Output High Voltage | $\mathrm{V}_{\mathrm{OH} 2 \mathrm{~B}}$ | $\mathrm{I}_{\mathrm{OH}}=-8.0 \mathrm{~mA}$ | 2 | 2.2 |  | V |
| Output Low Voltage | $\mathrm{V}_{\mathrm{OL} 2 \mathrm{~B}}$ | $\mathrm{I}_{\mathrm{OL}}=12 \mathrm{~mA}$ |  | 0.3 | 0.4 | V |
| Output High Current | $\mathrm{I}_{\mathrm{OH} 2 \mathrm{~B}}$ | $\mathrm{~V}_{\mathrm{OH}}=1.7 \mathrm{~V}$ |  | -20 | -16 | mA |
| Output Low Current | $\mathrm{I}_{\mathrm{OL} 2 \mathrm{~B}}$ | $\mathrm{~V}_{\mathrm{OL}}=0.7 \mathrm{~V}$ | 19 | 26 |  | mA |
| Rise Time | $\mathrm{t}_{\mathrm{r} 2 \mathrm{~B}}{ }^{1}$ | $\mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.0 \mathrm{~V}$ |  | 1.5 | 1.8 | ns |
| Fall Time | $\mathrm{t}_{\mathrm{f} 2 \mathrm{~B}}{ }^{1}$ | $\mathrm{~V}_{\mathrm{OH}}=2.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ |  | 1.6 | 1.8 | ns |
| Duty Cycle | $\mathrm{d}_{\mathrm{t} 2 \mathrm{~B}}{ }^{1}$ | $\mathrm{~V}_{\mathrm{T}}=1.25 \mathrm{~V}$ | 40 | 50 | 55 | $\%$ |
| Skew | $\mathrm{t}_{\mathrm{sk2B}}{ }^{1}$ | $\mathrm{~V}_{\mathrm{T}}=1.25 \mathrm{~V}$ |  | 60 | 250 | ps |
| Jitter, Single Edge <br> Displacement | $\mathrm{t}_{\mathrm{srd2B}}{ }^{1}$ | $\mathrm{~V}_{\mathrm{T}}=1.25 \mathrm{~V}$ |  |  | 200 | 250 |
| Jitter, One Sigma | $\mathrm{t}_{\mathrm{j} 1 \sigma 2 \mathrm{~B}}{ }^{1}$ | $\mathrm{~V}_{\mathrm{T}}=1.25 \mathrm{~V}$ | ps |  |  |  |
| Jitter, Absolute | $\mathrm{t}_{\mathrm{jab} 2 \mathrm{~B}}{ }^{1}$ | $\mathrm{~V}_{\mathrm{T}}=1.25 \mathrm{~V}$ |  | 31 | 150 | ps |

${ }^{1}$ Guaranteed by design, not $100 \%$ tested in production.

## Electrical Characteristics - PCICLK

$\mathrm{T}_{\mathrm{A}}=0-70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}+/-5 \%, \mathrm{~V}_{\mathrm{DDL}}=2.5 \mathrm{~V}+/-5 \% ; \mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ (unless otherwise stated)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :--- | :---: | :---: | :---: | :---: |
| Output High Voltage | $\mathrm{V}_{\mathrm{OH} 1}$ | $\mathrm{I}_{\mathrm{OH}}=-28 \mathrm{~mA}$ | 2.4 | 3 |  | V |
| Output Low Voltage | $\mathrm{V}_{\mathrm{OL} 1}$ | $\mathrm{I}_{\mathrm{OL}}=23 \mathrm{~mA}$ |  | 0.34 | 0.4 | V |
| Output High Current | $\mathrm{I}_{\mathrm{OH} 1}$ | $\mathrm{~V}_{\mathrm{OH}}=2.0 \mathrm{~V}$ |  | -60 | -40 | mA |
| Output Low Current | $\mathrm{I}_{\mathrm{OL} 1}$ | $\mathrm{~V}_{\mathrm{OL}}=0.8 \mathrm{~V}$ | 41 | 53 |  | mA |
| Rise Time $^{1}$ | $\mathrm{t}_{\mathrm{r} 1}$ | $\mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.4 \mathrm{~V}$ |  | 1.7 | 2 | ns |
| Fall Time $^{1}$ | $\mathrm{t}_{\mathrm{f} 1}$ | $\mathrm{~V}_{\mathrm{OH}}=2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ |  | 1.5 | 2 | ns |
| Duty Cycle $^{1}$ | $\mathrm{~d}_{\mathrm{t} 1}$ | $\mathrm{~V}_{\mathrm{T}}=1.5 \mathrm{~V}$ | 45 | 51 | 55 | $\%$ |
| Skew $^{1}$ | $\mathrm{t}_{\mathrm{sk} 1}$ | $\mathrm{~V}_{\mathrm{T}}=1.5 \mathrm{~V}$ |  | 60 | 250 | ps |
| Jitter, One Sigma $^{1}$ | $\mathrm{t}_{\mathrm{j} 1 \sigma 1 \mathrm{a}}$ | $\mathrm{V}_{\mathrm{T}}=1.5 \mathrm{~V}$, Synchronous |  | 28 | 150 | ps |
|  | $\mathrm{t}_{\mathrm{j} 1 \sigma \mathrm{~b}}$ | $\mathrm{~V}_{\mathrm{T}}=1.5 \mathrm{~V}$, Asynchronous |  | 98 | 250 | ps |
| Jitter, Absolute ${ }^{1}$ | $\mathrm{t}_{\mathrm{jabs} 1 \mathrm{a}}$ | $\mathrm{V}_{\mathrm{T}}=1.5 \mathrm{~V}$, Synchronous | -250 | 107 | 250 | ps |
|  | $\mathrm{t}_{\mathrm{jabslb}}$ | $\mathrm{V}_{\mathrm{T}}=1.5 \mathrm{~V}$, Asynchronous | -650 | 200 | 650 | ps |

[^1]
## ICS9148-82

## Electrical Characteristics - SDRAM

$\mathrm{T}_{\mathrm{A}}=0-70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}+/-5 \%, \mathrm{~V}_{\mathrm{DDL}}=2.5 \mathrm{~V}+/-5 \% ; \mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ (unless otherwise stated)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :--- | :---: | :---: | :---: | :---: |
| Output High Voltage | $\mathrm{V}_{\mathrm{OH} 3}$ | $\mathrm{I}_{\mathrm{OH}}=-28 \mathrm{~mA}$ | 2.4 | 2.8 |  | V |
| Output Low Voltage | $\mathrm{V}_{\mathrm{OL} 3}$ | $\mathrm{I}_{\mathrm{OL}}=23 \mathrm{~mA}$ |  | 0.35 | 0.4 | V |
| Output High Current | $\mathrm{I}_{\mathrm{OH} 3}$ | $\mathrm{~V}_{\mathrm{OH}}=2.0 \mathrm{~V}$ |  | -63 | -40 | mA |
| Output Low Current | $\mathrm{I}_{\mathrm{OL} 3}$ | $\mathrm{~V}_{\mathrm{OL}}=0.8 \mathrm{~V}$ | 41 | 51 |  | mA |
| Rise Time | $\mathrm{T}_{\mathrm{r} 3}{ }^{1}$ | $\mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.4 \mathrm{~V}$ |  | 1.5 | 2 | ns |
| Fall Time | $\mathrm{T}_{\mathrm{f} 3}{ }^{1}$ | $\mathrm{~V}_{\mathrm{OH}}=2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ |  | 1.6 | 2 | ns |
| Duty Cycle | $\mathrm{D}_{\mathrm{t} 3}{ }^{1}$ | $\mathrm{~V}_{\mathrm{T}}=1.5 \mathrm{~V}$ | 45 | 54 | 55 | $\%$ |
| Skew ${ }^{1}$ | $\mathrm{~T}_{\mathrm{sk} 1}$ | $\mathrm{~V}_{\mathrm{T}}=1.5 \mathrm{~V}$ |  | 200 | 500 | ps |
| Propagation Delay | $\mathrm{T}_{\mathrm{prop}}$ | $\mathrm{V}_{\mathrm{T}}=1.5 \mathrm{~V}$ |  | 4 | 6 | ns |

${ }^{1}$ Guarenteed by design, not $100 \%$ tested in production.

## Electrical Characteristics - AGP

$\mathrm{T}_{\mathrm{A}}=0-70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}+/-5 \%, \mathrm{~V}_{\mathrm{DDL}}=2.5 \mathrm{~V}+/-5 \% ; \mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ (unless otherwise stated)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :--- | :---: | :---: | :---: | :---: |
| Output High Voltage | $\mathrm{V}_{\mathrm{OH} 1}$ | $\mathrm{I}_{\mathrm{OH}}=-28 \mathrm{~mA}$ | 2.4 | 3 |  | V |
| Output Low Voltage | $\mathrm{V}_{\mathrm{OL} 1}$ | $\mathrm{I}_{\mathrm{OL}}=23 \mathrm{~mA}$ |  | 0.2 | 0.4 | V |
| Output High Current | $\mathrm{I}_{\mathrm{OH} 1}$ | $\mathrm{~V}_{\mathrm{OH}}=2.0 \mathrm{~V}$ |  | -60 | -40 | mA |
| Output Low Current | $\mathrm{I}_{\mathrm{OL} 1}$ | $\mathrm{~V}_{\mathrm{OL}}=0.8 \mathrm{~V}$ | 41 | 50 |  | mA |
| Rise Time $^{1}$ | $\mathrm{t}_{\mathrm{r} 1}$ | $\mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.4 \mathrm{~V}$ |  | 1.1 | 2 | ns |
| Fall Time $^{1}$ | $\mathrm{t}_{\mathrm{f} 1}$ | $\mathrm{~V}_{\mathrm{OH}}=2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ |  | 1.3 | 2 | ns |
| Duty Cycle $^{1}$ | $\mathrm{~d}_{\mathrm{t} 1}$ | $\mathrm{~V}_{\mathrm{T}}=1.4 \mathrm{~V}, \mathrm{CPU} @ 100 \mathrm{MHz}$ | 45 | 50 | 55 | $\%$ |
| Skew $^{1}$ | $\mathrm{t}_{\mathrm{sk} 1}$ | $\mathrm{~V}_{\mathrm{T}}=1.5 \mathrm{~V}$ |  | 130 | 250 | ps |
| Jitter, One Sigma $^{1}$ | $\mathrm{t}_{\mathrm{j} 1 \sigma 1 \mathrm{a}}$ | $\mathrm{V}_{\mathrm{T}}=1.5 \mathrm{~V}$, Synchronous |  | 2 | 3 | $\%$ |
| Jitter, Absolute $^{1}$ | $\mathrm{t}_{\mathrm{abss} 1 \mathrm{a}}$ | $\mathrm{V}_{\mathrm{T}}=1.5 \mathrm{~V}$, Synchronous | -5 | 2.5 | 5 | $\%$ |
|  | $\mathrm{t}_{\mathrm{jabs} 1 \mathrm{~b}}$ | $\mathrm{~V}_{\mathrm{T}}=1.5 \mathrm{~V}$, Asynchronous | -6 | 4.5 | 6 | $\%$ |

${ }^{1}$ Guaranteed by design, not $100 \%$ tested in production.

## Electrical Characteristics - REFO

$\mathrm{T}_{\mathrm{A}}=0-70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}+/-5 \%, \mathrm{~V}_{\mathrm{DDL}}=2.5 \mathrm{~V}+/-5 \% ; \mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}$ (unless otherwise stated)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :--- | :---: | :---: | :---: | :---: |
| Output High Voltage | Voн5 | Ioн $=-16 \mathrm{~mA}$ | 2.4 | 2.6 |  | V |
| Output Low Voltage | Vol5 | Iol $=9 \mathrm{~mA}$ |  | 0.26 | 0.4 | V |
| Output High Current | Ioн5 | Voн $=2.0 \mathrm{~V}$ |  | -32 | -22 | mA |
| Output Low Current | Iol5 | VOL $=0.8 \mathrm{~V}$ | 16 | 27 |  | mA |
| Rise Time $^{1}$ | $\mathrm{t}_{\mathrm{r} 5}$ | VoL $=0.4 \mathrm{~V}, \mathrm{VoH}=2.4 \mathrm{~V}$ |  | 1.3 | 4 | ns |
| Fall Time $^{1}$ | $\mathrm{t}_{5}$ | Voн $=2.4 \mathrm{~V}, \mathrm{VOL}=0.4 \mathrm{~V}$ |  | 2 | 4 | ns |
| Duty Cycle $^{1}$ | $\mathrm{~d}_{\mathrm{t} 5}$ | $\mathrm{~V}_{\mathrm{T}}=1.5 \mathrm{~V}$ | 45 | 55 | 57 | $\%$ |
| Jitter, One Sigma $^{1}$ | $\mathrm{t}_{\mathrm{j} 1 \mathrm{~s} 5}$ | $\mathrm{~V}_{\mathrm{T}}=1.5 \mathrm{~V}$ |  | 0.22 | 3 | $\%$ |
| Jitter, Absolute $^{1}$ | $\mathrm{t}_{\mathrm{jabs} 5}$ | $\mathrm{~V}_{\mathrm{T}}=1.5 \mathrm{~V}$ | -5 | 0.63 | 5 | $\%$ |

[^2]ICS9148-82

## General Layout Precautions:

1) Use a ground plane on the top layer of the PCB in all areas not used by traces.
2) Make all power traces and vias as wide as possible to lower inductance.

## Notes:

1 All clock outputs should have series terminating resistor. Not shown in all places to improve readibility of diagram
2 Optional EMI capacitor should be used on all CPU, SDRAM, and PCI outputs.
3 Optional crystal load capacitors are recommended.


## Capacitor Values:

C1, C2: Crystal load values determined by user
C3: 100pF ceramic
All unmarked capacitors are $0.01 \mu \mathrm{~F}$ ceramic


| SYMBOL | COMMON DIMENSIONS |  |  | VARIATIONS | D |  |  | N |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | NOM. | MAX. |  | MIN. | NOM. | MAX. |  |
| A | . 095 | . 101 | . 110 | AC | . 620 | . 625 | . 630 | 48 |
| A1 | . 008 | . 012 | . 016 |  |  |  |  |  |
| A2 | . 088 | . 090 | . 092 |  |  |  |  |  |
| B | . 008 | . 010 | . 0135 |  |  |  |  |  |
| C | . 005 | - | . 010 |  |  |  |  |  |
| D | See Variations |  |  |  |  |  |  |  |

SSOP Package

## Ordering Information

ICS9148yF-82
Example:


ICS, AV = Standard Device


[^0]:    ${ }^{1}$ Guaranteed by design, not $100 \%$ tested in production.

[^1]:    ${ }^{1}$ Guaranteed by design, not $100 \%$ tested in production.

[^2]:    ${ }^{1}$ Guaranteed by design, not $100 \%$ tested in production.

