Low Skew, 1-to-9 DIFFERENTIAL-TO-LVCMOS / LVTTL ZERO DELAY BUFFER


GENERAL DESCRIPTION



The ICS86953I is a low voltage, low skew 1-to-9 Differential-to-LVCMOS/LVTTL Clock Generator and a member of the HiPerClockS™ family of High Performance Clock Solutions from ICS. The PCLK, nPCLK pair can accept most standard dif-

ferential input levels. With output frequencies up to 110MHz, the ICS86953I is targeted for high performance clock applications. Along with a fully integrated PLL, the ICS86953I contains frequency configurable outputs and an external feedback input for regenerating clocks with "zero delay".

PIN ASSIGNMENT




32-Lead LQFP
7mm x 7mm x 1.4mm package body
Y package
Top View

FEATURES

- 9 single ended LVCMOS/LVTTL outputs;
 (8) clocks, (1) feedback
- PCLK, nPCLK pair can accept the following differential input levels: LVPECL, CML, SSTL
- Maximum output frequency: PLL Mode, 110MHz
- VCO range: 200MHz to 500MHz
- Output skew: 75ps (maximum)
- Cycle-to-cycle jitter: 50ps (maximum)
- Static phase offset: 90ps ± 110ps
- · 3.3V supply voltage
- -40°C to 85°C ambient operating temperature
- Pin compatible to the MPC953

BLOCK DIAGRAM



Low Skew, 1-to-9 DIFFERENTIAL-TO-LVCMOS / LVTTL ZERO DELAY BUFFER

TABLE 1. PIN DESCRIPTIONS

Number	Name	Ту	/pe	Description
1	$V_{\scriptscriptstyle DDA}$	Power		Analog supply pin.
2	FB_CLK	Input	Pullup	Feedback clock input. LVCMOS / LVTTL interface levels.
3, 4, 5, 6	nc	Unused		No connect.
7, 13, 17, 21, 25, 29	GND	Power		Power supply ground.
8	PCLK	Input	Pullup	Non-inverting differential clock input.
9	nPCLK	Input		Inverting differential clock input. Internally biased to V _{DDO} /2.
10	MR/nOE	Input	Pulldown	Master reset and output enable. Resets dividers. Enables and disables all outputs. LVCMOS / LVTTL interface levels.
11, 15, 19, 23, 27	V_{DDO}	Power		Output supply pins.
12, 14, 16, 18, 20, 22, 24, 26	Q7, Q6, Q5, Q4, Q3, Q2, Q1, Q0	Output		Clock outputs. LVCMOS / LVTTL interface levels. 14Ω typical output impedance.
28	QFB	Output		Feedback clock output. LVCMOS / LVTTL interface levels. 14Ω typical output impedance.
30	PLL_SEL	Input	Pullup	Selects VCO when HIGH. When LOW, selects PCLK, nPCLK. LVCMOS / LVTTL interface levels.
31	nBYPASS	Input	Pullup	Selects PLL when HIGH. When LOW, in Bypass mode.
32	VCO_SEL	Input	Pullup	Selects VCO ÷2 when HIGH. Selects VCO ÷1 when LOW. LVCMOS / LVTTL interface levels.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C _{IN}	Input Capacitance				4	pF
R _{PULLUP}	Input Pullup Resistor			51		ΚΩ
R _{PULLDOWN}	Input Pulldown Resistor			51		ΚΩ
C _{PD}	Power Dissipation Capacitance (per output)	V_{DDA} , $V_{DDO} = 3.465V$			12	pF

TABLE 3A. OUTPUT CONTROL PIN FUNCTION TABLE

Input	Outputs
MR/nOE	QFB, Q0:Q7
1	HiZ
0	Enabled

TABLE 3B. PROGRAMMABLE OUTPUT FREQUENCY FUNCTION TABLE

	Inputs		Operation	Outputs
Bypass	PLL_SEL	VCO_SEL	Operation	QFB, Q0:Q7
0	Х	Х	Test Mode: PLL and divider bypass	CLK
1	0	0	Test Mode: PLL bypass	CLK/4
1	0	1	Test Mode: PLL bypass	CLK/8
1	1	0	PLL Mode	VCO/4
1	1	1	PLL Mode	VCO/8

Low Skew, 1-TO-9

DIFFERENTIAL-TO-LVCMOS / LVTTL ZERO DELAY BUFFER

ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V_{DD} 4.6V

Inputs, V_I -0.5 V to V_{DDA} + 0.5 V

Outputs, V_{O} -0.5V to V_{DDO} + 0.5V

Package Thermal Impedance, $\theta_{1\Delta}$ 47.9°C/W (0 lfpm)

Storage Temperature, T_{STG} -65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 4A. Power Supply DC Characteristics, $V_{DDA} = V_{DDO} = 3.3V \pm 5\%$, Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V_{DDA}	Analog Supply Voltage		3.135	3.3	3.465	V
V_{DDO}	Output Supply Voltage		3.135	3.3	3.465	V
I _{DDA}	Analog Supply Current				20	mA
I _{DDO}	Output Supply Current				75	mA

Table 4B. LVCMOS / LVTTL DC Characteristics, $V_{DDA} = V_{DDO} = 3.3V \pm 5\%$, Ta = -40°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V _{IH}	Input	VCO_SEL, nBYPASS, PLL_SEL, MR/nOE		2		V _{DD} + 0.3	V
IH IH	High Voltage	FB_CLK		2		$V_{DD} + 0.3$	V
V _{IL}	Input	VCO_SEL, nBYPASS, PLL_SEL, MR/nOE		-0.3		0.8	V
"-	Low Voltage	FB_CLK		-0.3		1.3	V
I _{IN}	Input Current					±120	μΑ
V _{OH}	Output High Voltage; NOTE 1		I _{OH} = -20mA	V _{DD} - 0.6			V
V _{OL}	Output Low Vol	tage; NOTE 1	I _{OL} = 20mA			0.6	V

NOTE: Outputs terminated with 50Ω to $V_{DDO}/2$. See Parameter Measurement section, "3.3V Output Load Test Circuit".

Table 4C. LVPECL DC Characteristics, $V_{DDA} = V_{DDO} = 3.3V \pm 5\%$, Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
I _{IN}	Input Current				±120	μΑ
V_{pp}	Peak-to-Peak Input Voltage		0.15		1.3	٧
V _{CMR}	Common Mode Input Voltage; NOTE 1, 2		GND + 0.5		V _{DD} - 0.85	V

NOTE 1: Common mode voltage is defined as V_{IH}.

NOTE 2: For single ended applications, the maximum input voltage for PCLK, nPCLK is V_{DD} + 0.3V.

ICS869531

Low Skew, 1-TO-9

DIFFERENTIAL-TO-LVCMOS / LVTTL ZERO DELAY BUFFER

Table 5. PLL Input Reference Characteristics, $V_{DDA} = V_{DDO} = 3.3V \pm 5\%$, Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f _{REF}	Input Reference Frequency				110	MHz

Table 6. AC Characteristics, $V_{DDA} = V_{DDO} = 3.3V \pm 5\%$, Ta = -40°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
		PLL Mode	VCO_SEL = 1	25		62.5	MHz
f_{MAX}	Output Frequency	PLL Mode	VCO_SEL = 0	50		110	MHz
		Bypass Mode				200	MHz
t _{PD}	Propagation Delay; NOTE 1	PCLK, nPCLK		2		6	ns
tsk(o)	Output Skew; NOTE 2, 4		Measured on rising edge at V _{DD} /2			75	ps
tjitter(cc)	Cycle-to-Cycle Jitter; NOTE 5					50	ps
t(Ø)	Static Phase Offset;	NOTE 3, 5		-20	90	200	ps
t _R	Output Rise Time		0.8V to 2.0V	0.1		1.0	ns
t _F	Output Fall Time		0.8V to 2.0V	0.1		1.0	ns
odc	Output Duty Cycle			45	50	55	%
t _{LOCK}	PLL Lock Time					10	ms
t _{EN}	Output Enable Time	; NOTE 4				6	ns
t _{DIS}	Output Disable Time	; NOTE 4				7	ns

NOTE: Termination of 50Ω to $V_{DD}/2$.

NOTE 1: Measured from the differential input crossing point to $V_{\tiny DDO}/2$ of the output.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions.


Measured at $V_{DDO}/2$.


NOTE 3: Defined as the time difference between the input reference clock and the average feedback input signal when the PLL is locked and the input reference frequency is stable.

NOTE 4: These parameters are guaranteed by characterization. Not tested in production.


NOTE 5: This parameter is defined in accordance with JEDEC Standard 65.

PARAMETER MEASUREMENT INFORMATION







3.3V OUTPUT LOAD AC TEST CIRCUIT




DIFFERENTIAL INPUT LEVEL




CYCLE-TO-CYCLE JITTER




OUTPUT SKEW



OUTPUT RISE/FALL TIME



PROPAGATION DELAY



$$t$$
jit(\emptyset) = $t(\emptyset)$ — $t(\emptyset)$ mean = Phase Jitter

(where $t(\mathcal{O})$ is any random sample, and $t(\mathcal{O})$ mean is the average of the sampled cycles measured on controlled edges)

Phase Jitter & Static Phase Offset

odc & t_{PERIOD}


DIFFERENTIAL-TO-LVCMOS / LVTTL ZERO DELAY BUFFER

APPLICATION INFORMATION

WIRING THE DIFFERENTIAL INPUT TO ACCEPT SINGLE ENDED LEVELS

Figure 1 shows how the differential input can be wired to accept single ended levels. The reference voltage $V_REF = V_{DD}/2$ is generated by the bias resistors R1, R2 and C1. This bias circuit should be located as close as possible to the input pin. The ratio

of R1 and R2 might need to be adjusted to position the V_REF in the center of the input voltage swing. For example, if the input clock swing is only 2.5V and $V_{\rm DD}$ = 3.3V, V_REF should be 1.25V and R2/R1 = 0.609.



Power Supply Filtering Techniques

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. The ICS86953I provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL. $V_{\rm DDA}$ and $V_{\rm DDO}$ should be individually connected to the power supply plane through vias, and bypass capacitors should be used for each pin. To achieve optimum jitter performance, power supply isolation is required. Figure 2 illustrates how a 10Ω resistor along with a $10\mu F$ and a $.01\mu F$ bypass capacitor should be connected to each $V_{\rm DDA}$ pin.




FIGURE 2. POWER SUPPLY FILTERING

Low Skew, 1-to-9 DIFFERENTIAL-TO-LVCMOS / LVTTL ZERO DELAY BUFFER

RELIABILITY INFORMATION

Table 7. $\theta_{\text{JA}} \text{vs. A} \text{ir Flow Table}$

$\boldsymbol{\theta}_{\text{JA}}$ by Velocity (Linear Feet per Minute)

	0	200	500
Single-Layer PCB, JEDEC Standard Test Boards	67.8°C/W	55.9°C/W	50.1°C/W
Multi-Layer PCB, JEDEC Standard Test Boards	47.9°C/W	42.1°C/W	39.4°C/W

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

TRANSISTOR COUNT

The transistor count for ICS86953I is: 1758

Low Skew, 1-to-9 DIFFERENTIAL-TO-LVCMOS / LVTTL ZERO DELAY BUFFER




TABLE 8. PACKAGE DIMENSIONS

JEDEC VARIATION ALL DIMENSIONS IN MILLIMETERS						
0.445.01		BBA				
SYMBOL	MINIMUM	NOMINAL	MAXIMUM			
N		32				
Α			1.60			
A1	0.05		0.15			
A2	1.35	1.40	1.45			
b	0.30	0.37	0.45			
С	0.09	0.09 0.20				
D		9.00 BASIC				
D1		7.00 BASIC				
D2		5.60 Ref.				
E		9.00 BASIC				
E1		7.00 BASIC				
E2		5.60 Ref.				
е		0.80 BASIC				
L	0.45	0.60	0.75			
θ	0°		7°			
ccc			0.10			

Reference Document: JEDEC Publication 95, MS-026

Low Skew, 1-to-9 DIFFERENTIAL-TO-LVCMOS / LVTTL ZERO DELAY BUFFER

TABLE 9. ORDERING INFORMATION

Part/Order Number	Marking	Package	Count	Temperature
ICS86953BYI	ICS86953BYI	32 Lead LQFP	250 per tray	-40°C to 85°C
ICS86953BYIT	ICS86953BYI	32 Lead LQFP on Tape and Reel	1000	-40°C to 85°C

While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems, Incorporated (ICS) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial and industrial applications. Any other applications such as those requiring high reliability, or other extraordinary environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or critical medical instruments.