

### Features

- Operating voltage: f<sub>SYS</sub>=4MHz: 2.2V~5.5V f<sub>SYS</sub>=8MHz: 3.3V~5.5V
- Low voltage reset function
- 33 bidirectional I/O lines (max.)
- 1 interrupt input shared with an I/O line
- 8-bit programmable timer/event counter with overflow interrupt and 8-stage prescaler
- On-chip crystal and RC oscillator
- Watchdog Timer
- 4096×15 program memory ROM (MTP)
- 256×8 data memory EEPROM
- 160×8 data memory RAM

- HALT function and wake-up feature reduce power consumption
- 6-level subroutine nesting
- + Up to 0.5 $\mu s$  instruction cycle with 8MHz system clock at V\_{DD}=5V
- Bit manipulation instruction
- 15-bit table read instruction
- 63 powerful instructions
- 10<sup>6</sup> erase/write cycles EEPROM data memory
- EEPROM data retention > 10 years
- All instructions in one or two machine cycles
- In system programming (ISP)
- 28-pin SKDIP/SOP, 48-pin SSOP package

### **General Description**


The HT48E50 is an 8-bit high performance, RISC architecture microcontroller device specifically designed for multiple I/O control product applications.

The advantages of low power consumption, I/O flexibility, timer functions, oscillator options, HALT and wake-up functions, watchdog timer, buzzer driver, as well as low cost, enhance the versatility of these devices to suit a wide range of application possibilities such as industrial control, consumer products, subsystem controllers, etc.




HT48E50


### **Block Diagram**





### **Pin Assignment**





PD5

PD4

10 11

**Pad Assignment** 

\* The IC substrate should be connected to VSS in the PCB layout artwork.

12 13 14 15 16 17 18 19 20 21 22 23 24 25 26

PD3 PD1 PD0 PC7 PC6 PC7 PC6 PC2 PC2 PC2 PC2 PC1 PC0 TMRC VSS

31 30

29

28

27

OSC2 OSC1

VDD

RES

TMR1



### **Pad Description**

Pad Name	I/O	Options	Description	
PA0~PA7	I/O	Pull-high* Wake-up CMOS/Schmitt trigger Input	Bidirectional 8-bit input/output port. Each bit can be configured as a wake-up input by options. Software instructions determine the CMOS output or Schmitt trigger input or CMOS input with pull-high resistor (determined by pull-high options).	
PB0/BZ PB1/BZ PB2~PB7	I/O	Pull-high <u>*</u> I/O or BZ/BZ	Bidirectional 8-bit input/output port. Software instructions determine the CMOS output or Schmitt trigger input with pull-high resistor (determined by pull-high options). The PB0 and PB1 are pin-shared with BZ and $\overline{\text{BZ}}$ , respectively. Once the PB0 and PB1 are selected as buzzer driving outputs, the output signals come from an internal PFD generator (shared with Timer/Event Counter 0).	
PD0~PD7	I/O	Pull-high*	Bidirectional I/O lines. Software instructions determine the CMOS or Schmitt trigger input with pull-high resistor (determined by pull-high tions).	
VSS		_	Negative power supply, ground	
PG0/INT	I/O	Pull-high*	Bidirectional I/O line. Software instructions determine the CMOS output or Schmitt trigger input with pull-high resistor (determined by pull-high options). The external interrupt input INT, is pin-shared with PG0 and is activated on a high to low transition.	
TMR0	I	_	Timer/Event Counter 0 Schmitt trigger input (without pull-high resistor)	
PC0~PC7	I/O	Pull-high*	Bidirectional I/O lines. Software instructions determine the CMOS output or Schmitt trigger input with pull-high resistor (determined by pull-high op- tions).	
TMR1	I	—	Timer/Event Counter 1 Schmitt trigger input (without pull-high resistor)	
RES	I		Schmitt trigger reset input. Active low.	
VDD	—	—	Positive power supply	
OSC1 OSC2	і 0	Pull-high* Crystal or RC	OSC1, OSC2 are connected to an RC network or Crystal (determined by options) for the internal system clock. In the case of RC operation, OSC2 is the output terminal for 1/4 system clock.	

Note: \* The pull-high resistors of each I/O port (PA, PB, PC, PD, PG) are controlled by options.

CMOS or Schmitt trigger option of port A is controlled by an option.

### **Absolute Maximum Ratings**

Supply Voltage	V <sub>SS</sub> –0.3V to V <sub>SS</sub> +6.0V	Storage Temperature	.–50°C to 125°C
Input Voltage	V <sub>SS</sub> –0.3V to V <sub>DD</sub> +0.3V	Operating Temperature	–40°C to 85°C

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.



### **D.C. Characteristics**

### Ta=25°C

Cumula al	Damanatan		Test Conditions	Min	<b></b>		Unit	
Symbol	Parameter		Conditions	Min.	Тур.	Max.	Unit	
M			f <sub>SYS</sub> =4MHz		_	5.5	V	
V <sub>DD</sub>	Operating Voltage	_	f <sub>SYS</sub> =8MHz	3.3	_	5.5	V	
		3V		_	1	2	mA	
I <sub>DD1</sub>	Operating Current (Crystal OSC)	5V	No load, f <sub>SYS</sub> =4MHz	_	3	5	mA	
		3V		_	1	2	mA	
I <sub>DD2</sub>	Operating Current (RC OSC)	5V	No load, f <sub>SYS</sub> =4MHz	_	2.5	4	mA	
I <sub>DD3</sub>	Operating Current (Crystal OSC, RC OSC)	5V	No load, f <sub>SYS</sub> =8MHz		4	8	mA	
1	Standby Current	3V		_	_	5	μA	
I <sub>STB1</sub>	(WDT Enabled)	5V	No load, system HALT		_	10	μA	
	Standby Current	3V		_	_	1	μA	
I <sub>STB2</sub>	(WDT Disabled)	5V	No load, system HALT	_	_	2	μA	
V <sub>IL1</sub>	Input Low Voltage for I/O Ports	_		0	_	0.3V <sub>DD</sub>	V	
V <sub>IH1</sub>	Input High Voltage for I/O Ports	_		0.7V <sub>DD</sub>	_	V <sub>DD</sub>	V	
V <sub>IL2</sub>	Input Low Voltage (RES)	_		0	_	0.4V <sub>DD</sub>	V	
V <sub>IH2</sub>	Input High Voltage (RES)	_		0.9V <sub>DD</sub>		V <sub>DD</sub>	V	
V <sub>LVR</sub>	Low Voltage Reset	—	LVR enabled	2.7	3.0	3.3	V	
1	1/O Dant Circle Comment	3V	V <sub>OL</sub> =0.1V <sub>DD</sub>	4	8	_	mA	
I <sub>OL</sub>	I/O Port Sink Current	5V	V <sub>OL</sub> =0.1V <sub>DD</sub>	10	20	_	mA	
1	1/O Dart Source Current	3V	V <sub>OH</sub> =0.9V <sub>DD</sub>	-2	-4	_	mA	
I <sub>OH</sub>	I/O Port Source Current	5V	V <sub>OH</sub> =0.9V <sub>DD</sub>	-5	-10	_	mA	
R <sub>PH</sub>	Dull high Desistance	3V		20	60	100	kΩ	
трн	Pull-high Resistance	5V		10	30	50	kΩ	



### A.C. Characteristics

### Ta=25°C

Symbol	Parameter		Test Conditions	Min.	Тур.	Max.	Unit
Symbol	Falameter	$V_{DD}$	Conditions	IVIII.	тур.	Wax.	
f	Sustan Clask (Crustel OSC)	_	2.2V~5.5V	400		4000	kHz
f <sub>SYS1</sub>	System Clock (Crystal OSC)	_	3.3V~5.5V	400	_	8000	kHz
£		_	2.2V~5.5V	400	_	4000	kHz
f <sub>SYS2</sub>	System Clock (RC OSC)	_	3.3V~5.5V	400	_	8000	kHz
f <sub>TIMER</sub>	Timer I/P Frequency (TMR0/TMR1)		2.2V~5.5V	0	_	4000	kHz
			3.3V~5.5V	0	_	8000	kHz
+	Watchdog Oscillator Period		_	45	90	180	μS
twdtosc			_	32	65	130	μs
t <sub>WDT1</sub>	Watchdog Time-out Period (WDT OSC)			11	23	46	ms
WD11			Without WDT prescaler	8	17	33	ms
t <sub>WDT2</sub>	Watchdog Time-out Period (System Clock)	_	Without WDT prescaler	_	1024	_	t <sub>SYS</sub>
t <sub>RES</sub>	External Reset Low Pulse Width		_	1	_	_	μS
t <sub>SST</sub>	System Start-up Timer Period	_	Wake-up from HALT		1024	_	t <sub>SYS</sub>
t <sub>INT</sub>	Interrupt Pulse Width	_	_	1		_	μs



### **Functional Description**

#### **Execution Flow**

The system clock for the microcontroller is derived from either a crystal or an RC oscillator. The system clock is internally divided into four non-overlapping clocks. One instruction cycle consists of four system clock cycles.

Instruction fetching and execution are pipelined in such a way that a fetch takes an instruction cycle while decoding and execution takes the next instruction cycle. However, the pipelining scheme ensures that each instruction is effectively executed in a cycle. If an instruction changes the contents of the program counter, such as subroutine calls or jumps, in which case, two cycles are required to complete the instruction.

#### **Program Counter – PC**

The program counter (PC) controls the sequence in which the instructions stored in the program ROM are executed and its contents specify a full range of program memory.


After accessing a program memory word to fetch an instruction code, the contents of the program counter are incremented by one. The program counter then points to the memory word containing the next instruction code.

When executing a jump instruction, conditional skip execution, loading PCL register, subroutine call or return from subroutine, initial reset, internal interrupt, external interrupt or return from interrupts, the PC manipulates the program transfer by loading the address corresponding to each instruction.

The conditional skip is activated by instructions. Once the condition is met, the next instruction, fetched during the current instruction execution, is discarded and a dummy cycle replaces it to get the proper instruction. Otherwise proceed with the next instruction.

The lower byte of the program counter (PCL) is a readable and writeable register (06H). Moving data into the PCL performs a short jump. The destination will be within the current program ROM page.

When a control transfer takes place, an additional dummy cycle is required.



Mode		Program Counter										
Mode	*11	*10	*9	*8	*7	*6	*5	*4	*3	*2	*1	*0
Initial Reset	0	0	0	0	0	0	0	0	0	0	0	0
External Interrupt	0	0	0	0	0	0	0	0	0	1	0	0
Timer/Event Counter 0 Overflow	0	0	0	0	0	0	0	0	1	0	0	0
Timer/Event Counter 1 Overflow	0	0	0	0	0	0	0	0	1	1	0	0
Skip					-	PC	;+2				-	
Loading PCL	*11	*10	*9	*8	@7	@6	@5	@4	@3	@2	@1	@0
Jump, Call Branch	#11	#10	#9	#8	#7	#6	#5	#4	#3	#2	#1	#0
Return from Subroutine	S11	S10	S9	S8	S7	S6	S5	S4	S3	S2	S1	S0

#### Program Counter


Note: \*11~\*0: Program counter bits

#11~#0: Instruction code bits

S11~S0: Stack register bits

@7~@0: PCL bits





#### In System Programming

In system programming allows programming and reprogramming of HT48EXX microcontroller on application circuit board, this will save time and money, both during development in the lab. Using a simple 3-wire interface, the ISP communicates serially with the HT48EXX microcontroller, reprogramming program memory and EEPROM data memory on the chip.

Pin Name	Function	Description			
PA0	SDATA	Serial data input/output			
PA4	SCLK	Serial clock input			
RES	RESET	Device reset			
VDD	VDD	Power supply			
VSS	VSS	Ground			

**ISP Pin Assignments** 

#### **Program Memory – ROM**

The program memory is used to store the program instructions which are to be executed. It also contains data, table, and interrupt entries, and is organized into  $4096 \times 15$  bits, addressed by the program counter and table pointer.

Certain locations in the program memory are reserved for special usage:

Location 000H

This area is reserved for program initialization. After a chip reset, the program always begins execution at location 000H.

Location 004H

This area is reserved for the external interrupt service program. If the  $\overline{INT}$  input pin is activated, the interrupt is enabled and the stack is not full, the program begins execution at location 004H.

Location 008H

This area is reserved for the Timer/Event Counter 0 interrupt service program. If a timer interrupt results from a Timer/Event Counter 0 overflow, and if the interrupt is enabled and the stack is not full, the program begins execution at location 008H.

Location 00CH

This location is reserved for the Timer/Event Counter 1 interrupt service program. If a timer interrupt results from a Timer/Event Counter 1 overflow, and the interrupt is enabled and the stack is not full, the program begins execution at location 00CH.

Table location

Any location in the ROM space can be used as look-up tables. The instructions "TABRDC [m]" (the current page, one page=256 words) and "TABRDL [m]" (the last page) transfer the contents of the lower-order byte to the specified data memory, and the higher-order byte to TBLH (08H). Only the destination of the lower-order byte in the table is well-defined, the other bits of the table word are transferred to the lower portion of TBLH, and the remaining 1-bit words are read as "0". The Table Higher-order byte register (TBLH) is read only. The table pointer (TBLP) is a read/write register (07H), which indicates the table location. Before accessing the table, the location must be placed in the TBLP. The TBLH is read only and cannot be restored. If the main routine and the ISR (Interrupt Service Routine) both employ the table read instruction, the contents of the TBLH in the main routine are likely to be changed by the table read instruction used in the ISR. Errors can occur. In other words, using the table read instruction in the main routine and the ISR simultaneously should be avoided. However, if the table read instruction has to be applied in both the main routine and the ISR, the interrupt is

P11~P8: Current program counter bits

Instruction						Table L	ocation					
Instruction	*11	*10	*9	*8	*7	*6	*5	*4	*3	*2	*1	*0
TABRDC [m]	P11	P10	P9	P8	@7	@6	@5	@4	@3	@2	@1	@0
TABRDL [m]	1	1	1	1	@7	@6	@5	@4	@3	@2	@1	@0

#### **Table Location**

Note: \*11~\*0: Table location bits

@7~@0: Table pointer bits

Rev. 0.00

		_
00H	Indirect Addressing Register 0	Ν
01H	MP0	
02H	Indirect Addressing Register 1	
03H	MP1	
04H	BP	
05H	ACC	
06H	PCL	
07H	TBLP	
08H	TBLH	
09H	WDTS	
0AH	STATUS	
0BH	INTC	
0CH		Special Purpose
0DH	TMR0	DATA MEMORY
0EH	TMR0C	
0FH	TMR1H	
10H	TMR1L	
11H	TMR1C	
12H	PA	
13H	PAC	
14H	PB	
15H	PBC	
16H	PC	
17H	PCC	
18H	PD	
19H	PDC	
1AH		: Unused
1BH		Read as "00"
1CH		
1DH		
1EH	PG	
1FH	PGC	
20H		
5FH		
60H		
	General Purpose DATA MEMORY	
	(160 Bytes)	
	(100 Dytes)	
FFH		]
	DAM Manning	

RAM Mapping

supposed to be disabled prior to the table read instruction. It will not be enabled until the TBLH has been backed up. All table related instructions require two cycles to complete the operation. These areas may function as normal program memory depending upon the requirements.

#### Stack Register – STACK

This is a special part of the memory which is used to save the contents of the program counter (PC) only. The stack is organized into 6 levels and is neither part of the data nor part of the program space, and is neither readable nor writeable. The activated level is indexed by the stack pointer (SP) and is neither readable nor writeable. At a subroutine call or interrupt acknowledge signal, the contents of the program counter are pushed onto the stack. At the end of a subroutine or an interrupt routine, signaled by a return instruction (RET or RETI), the program counter is restored to its previous value from the stack. After a chip reset, the SP will point to the top of the stack.

If the stack is full and a non-masked interrupt takes place, the interrupt request flag will be recorded but the acknowledge signal will be inhibited. When the stack pointer is decremented (by RET or RETI), the interrupt will be serviced. This feature prevents stack overflow allowing the programmer to use the structure more easily. In a similar case, if the stack is full and a "CALL" is subsequently executed, stack overflow occurs and the first entry will be lost (only the most recent 6 return addresses are stored).

#### Data Memory – RAM

The data memory has a capacity of  $184 \times 8$  bits and is divided into two functional groups: special function registers and general purpose data memory ( $160 \times 8$ ). Most are read/write, but some are read only.

The special function registers include the indirect addressing registers (00H, 02H), the Bank Pointer (BP;04H), Timer/Event Counter 0 (TMR0;0DH), Timer/Event Counter 0 control register (TMR0C;0EH), Timer/Event Counter 1 higher order byte register (TMR1H;0FH), Timer/Event Counter 1 lower order byte register (TMR1L;10H), Timer/Event Counter 1 control register (TMR1C;11H), program counter lower-order byte register (PCL;06H), memory pointer registers (MP0;01H, MP1;03H), accumulator (ACC;05H), table pointer (TBLP;07H), table higher-order byte register (TBLH;08H), status register (STATUS;0AH), interrupt control register (INTC;0BH), Watchdog Timer option setting register (WDTS;09H), I/O registers (PA;12H, PB;14H, PC;16H, PD;18H, PG;1EH) and I/O control registers (PAC;13H, PBC;15H, PCC;17H, PDC;19H, PGC;1FH). The remaining space before the 60H is reserved for future expanded usage and reading these locations will return the result "00H". The general purpose data memory, addressed from 60H to FFH in Bank 0, is used for data and control information under instruction commands.

All of the data memory areas can handle arithmetic, logic, increment, decrement and rotate operations directly. Except for some dedicated bits, each bit in the data memory can be set and reset by "SET [m].i" and "CLR [m].i". They are also indirectly accessible through memory pointer registers (MP0 or MP1). The control register of the EEPROM data memory is located at 40H in Bank 1.

#### Indirect Addressing Register

Location 00H and 02H are indirect addressing registers that are not physically implemented. Any read/write op-



eration to [00H] ([02H]) access the data memory pointed to by MP0 (MP1). Reading location 00H (02H) itself indirectly will return the result 00H. Writing indirectly results in no operation.

The memory pointer registers (MP0 and MP1) are 8-bit registers used to access the RAM by combining corresponding indirect addressing registers.

MP0 can only be applied to data memory in Bank 0, while MP1 can be applied to data memory in Bank 0 and Bank 1.

#### Accumulator

The accumulator is closely related to ALU operations. It is also mapped to location 05H of the data memory and can carry out immediate data operations. The data movement between two data memory locations must pass through the accumulator.

#### Arithmetic and Logic Unit – ALU

This circuit performs 8-bit arithmetic and logic operations. The ALU provides the following functions:

- Arithmetic operations (ADD, ADC, SUB, SBC, DAA)
- · Logic operations (AND, OR, XOR, CPL)
- Rotation (RL, RR, RLC, RRC)
- Increment and Decrement (INC, DEC)
- Branch decision (SZ, SNZ, SIZ, SDZ ....)

The ALU not only saves the results of a data operation but also changes the status register.

#### Status Register – STATUS

This 8-bit register (0AH) contains the zero flag (Z), carry flag (C), auxiliary carry flag (AC), overflow flag (OV), power down flag (PDF), and watchdog time-out flag (TO). It also records the status information and controls the operation sequence.

With the exception of the TO and PDF flags, bits in the status register can be altered by instructions like

most other registers. Any data written into the status register will not change the TO or PDF flag. In addition, operations related to the status register may give different results from those intended. The TO flag can be affected only by a system power-up, a WDT time-out or executing the "CLR WDT" or "HALT" instruction. The PDF flag can be affected only by executing the "HALT" or "CLR WDT" instruction or during a system power-up.

The Z, OV, AC and C flags generally reflect the status of the latest operations.

In addition, on entering the interrupt sequence or executing the subroutine call, the status register will not be pushed onto the stack automatically. If the contents of the status are important and if the subroutine can corrupt the status register, precautions must be taken to save it properly.

#### Interrupt

The device provides an external interrupt and internal timer/event counter interrupts. The Interrupt Control Register (INTC;0BH) contains the interrupt control bits to enable or disable the interrupt request flags.

Once an interrupt subroutine is serviced, all the other interrupts will be blocked (by clearing the EMI bit). This scheme may prevent any further interrupt nesting. Other interrupt requests may occur during this interval but only the interrupt request flag is recorded. If a certain interrupt requires servicing within the service routine, the EMI bit and the corresponding bit of the INTC may be set to allow interrupt nesting. If the stack is full, the interrupt request will not be acknowledged, even if the related interrupt is enabled, until the SP is decremented. If immediate service is desired, the stack must be prevented from becoming full.

All these kinds of interrupts have a wake-up capability. As an interrupt is serviced, a control transfer occurs by

Labels	Bits	Function
с	0	C is set if an operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation; otherwise C is cleared. C is also affected by a rotate through carry instruction.
AC	1	AC is set if an operation results in a carry out of the low nibbles in addition or no borrow from the high nibble into the low nibble in subtraction; otherwise AC is cleared.
Z	2	Z is set if the result of an arithmetic or logic operation is zero; otherwise Z is cleared.
ov	3	OV is set if an operation results in a carry into the highest-order bit but not a carry out of the high- est-order bit, or vice versa; otherwise OV is cleared.
PDF	4	PDF is cleared by a system power-up or executing the "CLR WDT" instruction. PDF is set by executing the "HALT" instruction.
то	5	TO is cleared by a system power-up or executing the "CLR WDT" or "HALT" instruction. TO is set by a WDT time-out.
	6	Unused bit, read as "0"
	7	Unused bit, read as "0"

#### **Status Register**



Register	Bit No.	Label	Function
	0	EMI	Controls the master (global) interrupt (1=enable; 0=disable)
	1	EEI	Controls the external interrupt (1=enable; 0=disable)
	2	ET0I	Controls the Timer/Event Counter 0 interrupt (1=enable; 0= disable)
INTC	3 ET1I		Controls the Timer/Event Counter 1 interrupt (1=enable; 0=disable)
(0BH)	4	EIF	External interrupt request flag (1=active; 0=inactive)
	5	T0F	Internal Timer/Event Counter 0 request flag (1=active; 0=inactive)
	6	T1F	Internal Timer/Event Counter 1 request flag (1=active; 0=inactive)
	7		Unused bit, read as "0"

#### **INTC Register**

pushing the program counter onto the stack, followed by a branch to a subroutine at a specified location in the program memory. Only the program counter is pushed onto the stack. If the contents of the register or status register (STATUS) are altered by the interrupt service program which corrupts the desired control sequence, the contents should be saved in advance.

External interrupts are triggered by a high to low transition of the  $\overline{\text{INT}}$  and the related interrupt request flag (EIF; bit 4 of the INTC) will be set. When the interrupt is enabled, the stack is not full and the external interrupt is active, a subroutine call to location 04H will occur. The interrupt request flag (EIF) and EMI bits will be cleared to disable other interrupts.

The internal Timer/Event Counter 0 interrupt is initialized by setting the Timer/Event Counter 0 interrupt request flag (T0F; bit 5 of the INTC), caused by a timer 0 overflow. When the interrupt is enabled, the stack is not full and the T0F bit is set, a subroutine call to location 08H will occur. The related interrupt request flag (T0F) will be reset and the EMI bit cleared to disable further interrupts.

The internal timer/event counter 1 interrupt is initialized by setting the Timer/Event Counter 1 interrupt request flag (;bit 6 of the INTC), caused by a timer 1 overflow. When the interrupt is enabled, the stack is not full and the T1F is set, a subroutine call to location 0CH will occur. The related interrupt request flag (T1F) will be reset and the EMI bit cleared to disable further interrupts.

During the execution of an interrupt subroutine, other interrupt acknowledge signals are held until the "RETI" instruction is executed or the EMI bit and the related interrupt control bit are set to 1 (if the stack is not full). To return from the interrupt subroutine, "RET" or "RETI" may be invoked. RETI will set the EMI bit to enable an interrupt service, but RET will not.

Interrupts, occurring in the interval between the rising edges of two consecutive T2 pulses, will be serviced on the latter of the two T2 pulses, if the corresponding interrupts are enabled. In the case of simultaneous requests the following table shows the priority that is applied. These can be masked by resetting the EMI bit.


No.	Interrupt Source	Priority	Vector
а	External Interrupt	1	04H
b	Timer/Event Counter 0 Overflow	2	08H
с	Timer/Event Counter 1 Overflow	3	0CH

The Timer/Event Counter 0/1 interrupt request flag (T0F/T1F), external interrupt request flag (EIF), enable Timer/Event Counter 0/1 interrupt bit (ET0I/ET1I), enable external interrupt bit (EEI) and enable master interrupt bit (EMI) constitute an interrupt control register (INTC) which is located at 0BH in the data memory. EMI, EEI, ET0I and ET1I are used to control the enabling or disabling of interrupts. These bits prevent the requested interrupt from being serviced. Once the interrupt request flags (T0F, T1F, EIF) are set, they will remain in the INTC register until the interrupts are serviced or cleared by a software instruction.

It is recommended that a program does not use the "CALL subroutine" within the interrupt subroutine. Interrupts often occur in an unpredictable manner or need to be serviced immediately in some applications. If only one stack is left and enabling the interrupt is not well controlled, the original control sequence will be damaged once the "CALL" operates in the interrupt subroutine.

#### Oscillator configuration

There are 2 oscillator circuits in the microcontroller.



#### System Oscillator

All of them are designed for system clocks, namely the external RC oscillator and the external Crystal oscillator, which are determined by options. No matter what oscillator type is selected, the signal provides the system clock. The HALT mode stops the system oscillator and ignores an external signal to conserve power.

If an RC oscillator is used, an external resistor between OSC1 and VDD is required and the resistance must range from  $24k\Omega$  to  $1M\Omega$ . The system clock, divided by 4, is available on OSC2, which can be used to synchronize external logic. The RC oscillator provides the most cost effective solution. However, the frequency of oscillation may vary with VDD, temperatures and the chip itself due to process variations. It is, therefore, not suitable for timing sensitive operations where an accurate oscillator frequency is desired.

If the Crystal oscillator is used, a crystal across OSC1 and OSC2 is needed to provide the feedback and phase shift required for the oscillator. No other external components are required. In stead of a crystal, a resonator can also be connected between OSC1 and OSC2 to get a frequency reference, but two external capacitors in OSC1 and OSC2 are required.

The WDT oscillator is a free running on-chip RC oscillator, and no external components are required. Even if the system enters the power down mode, the system clock is stopped, but the WDT oscillator still works within a period of  $65\mu s$  at 5V. The WDT oscillator can be disabled by options to conserve power.

#### Watchdog Timer – WDT

The WDT clock source is implemented by a dedicated RC oscillator (WDT oscillator) or instruction clock (system clock divided by 4), determines the options. This timer is designed to prevent a software malfunction or sequence from jumping to an unknown location with unpredictable results. The Watchdog Timer can be disabled by options. If the Watchdog Timer is disabled, all the executions related to the WDT result in no operation.

Once the internal WDT oscillator (RC oscillator with a period of 65µs at 5V normally) is selected, it is first divided by 256 (8-stage) to get the nominal time-out period of 17ms at 5V. This time-out period may vary with temperatures, VDD and process variations. By invoking the WDT prescaler, longer time-out periods can be realized. Writing data to WS2, WS1, WS0 (bit 2,1,0 of the WDTS) can give different time-out periods. If WS2, WS1, and WS0 are all equal to 1, the division ratio is up to 1:128, and the maximum time-out period is 2.1s at 5V seconds. If the WDT oscillator is disabled, the WDT clock may still come from the instruction clock and operates in the same manner except that in the HALT state

the WDT may stop counting and lose its protecting purpose. In this situation the logic can only be restarted by external logic. The high nibble and bit 3 of the WDTS are reserved for user's defined flags, which can be used to indicate some specified status.

If the device operates in a noisy environment, using the on-chip RC oscillator (WDT OSC) is strongly recommended, since the HALT will stop the system clock.

WS2	WS1	WS0	Division Ratio
0	0	0	1:1
0	0	1	1:2
0	1	0	1:4
0	1	1	1:8
1	0	0	1:16
1	0	1	1:32
1	1	0	1:64
1	1	1	1:128


#### WDTS Register

The WDT overflow under normal operation will initialize a "chip reset" and set the status bit "TO". But in the HALT mode, the overflow will initialize a "warm reset" and only the PC and SP are reset to zero. To clear the WDT contents (including the WDT prescaler), three methods are adopted; external reset (a low level to RES), software instruction and a "HALT" instruction. The software instruction include "CLR WDT" and the other set - "CLR WDT1" and "CLR WDT2". Of these two types of instruction, only one can be active depending on the option - "CLR WDT times selection option". If the "CLR WDT" is selected (i.e. CLRWDT times is equal to one), any execution of the "CLR WDT" instruction will clear the WDT. In the case that "CLR WDT1" and "CLR WDT2" are chosen (i.e. CLRWDT times is equal to two), these two instructions must be executed to clear the WDT; otherwise, the WDT may reset the chip as a result of time-out.

#### **Power Down Operation – HALT**

The HALT mode is initialized by the "HALT" instruction and results in the following...

 The system oscillator will be turned off but the WDT oscillator remains running (if the WDT oscillator is selected).



Watchdog Timer



- The contents of the on-chip RAM and registers remain unchanged.
- WDT and WDT prescaler will be cleared and recounted again (if the WDT clock is from the WDT oscillator).
- All of the I/O ports maintain their original status.
- The PDF flag is set and the TO flag is cleared.

The system can leave the HALT mode by means of an external reset, an interrupt, an external falling edge signal on port A or a WDT overflow. An external reset causes a device initialization and the WDT overflow performs a "warm reset". After the TO and PDF flags are examined, the reason for chip reset can be determined. The PDF flag is cleared by a system power-up or executing the "CLR WDT" instruction and is set when executing the "HALT" instruction. The TO flag is set if the WDT time-out occurs, and causes a wake-up that only resets the PC and SP; the others remain in their original status.

The port A wake-up and interrupt methods can be considered as a continuation of normal execution. Each bit in port A can be independently selected to wake up the device by options. Awakening from an I/O port stimulus, the program will resume execution of the next instruction. If it awakens from an interrupt, two sequence may occur. If the related interrupt is disabled or the interrupt is enabled but the stack is full, the program will resume execution at the next instruction. If the interrupt is enabled and the stack is not full, the regular interrupt response takes place. If an interrupt request flag is set to "1" before entering the HALT mode, the wake-up function of the related interrupt will be disabled. Once a wake-up event occurs, it takes 1024  $t_{SYS}$  (system clock period) to resume normal operation. In other words, a dummy period will be inserted after a wake-up. If the wake-up results from an interrupt acknowledge signal, the actual interrupt subroutine execution will be delayed by one or more cycles. If the wake-up results in the next instruction execution, this will be executed immediately after the dummy period is finished.


To minimize power consumption, all the I/O pins should be carefully managed before entering the HALT status.

#### Reset

There are three ways in which a reset can occur:


- RES reset during normal operation
- RES reset during HALT
- WDT time-out reset during normal operation

The WDT time-out during HALT is different from other chip reset conditions, since it can perform a "warm reset" that resets only the PC and SP, leaving the other circuits in their original state. Some registers remain unchanged during other reset conditions. Most registers are reset to the "initial condition" when the reset conditions are met. By examining the PDF and TO flags, the



#### **Reset Circuit**

Note: "\*" Make the length of the wiring, which is connected to the RES pin as short as possible, to avoid noise interference.



#### Reset Configuration

program can distinguish between different "chip resets".

то	PDF	<b>RESET Conditions</b>					
0	0	RES reset during power-up					
u	u	RES reset during normal operation					
0	1	RES wake-up from HALT mode					
1	u	WDT time-out during normal operation					
1	1	WDT wake-up from HALT mode					

Note: "u" stands for "unchanged"

To guarantee that the system oscillator is started and stabilized, the SST (System Start-up Timer) provides an extra-delay of 1024 system clock pulses when the system reset (power-up, WDT time-out or RES reset) or the system awakes from the HALT state.

When a system reset occurs, the SST delay is added during the reset period. Any wake-up from HALT will enable the SST delay.

An extra option load time delay is added during system reset (power-up, WDT time-out at normal mode or  $\overline{\text{RES}}$  reset).



### The functional unit chip reset status are shown below.

PC	000H
Interrupt	Disable
Prescaler	Clear
WDT	Clear. After master reset, WDT begins counting
Timer/Event Counter	Off
Input/Output Ports	Input mode
SP	Points to the top of the stack

The states of the registers is summarized in the table.

Register	Reset (Power On)	WDT Time-out (Normal Operation)	RES Reset (Normal Operation)	RES Reset (HALT)	WDT Time-out (HALT)*
TMR0	XXXX XXXX	xxxx xxxx	XXXX XXXX	xxxx xxxx	นนนน นนนน
TMR0C	00-0 1000	00-0 1000	00-0 1000	00-0 1000	uu-u uuuu
TMR1H	XXXX XXXX	xxxx xxxx	XXXX XXXX	xxxx xxxx	นนนน นนนน
TMR1L	XXXX XXXX	xxxx xxxx	XXXX XXXX	xxxx xxxx	นนนน นนนน
TMR1C	00-0 1	00-0 1	00-0 1	00-0 1	uu-u u
Program Counter	000H	000H	000H	000H	000H
MP0	XXXX XXXX	นนนน นนนน	սսսս սսսս	սսսս սսսս	սսսս սսսս
MP1	XXXX XXXX	นนนน นนนน	սսսս սսսս	սսսս սսսս	սսսս սսսս
BP	0	0	0	0	u
ACC	XXXX XXXX	นนนน นนนน	սսսս սսսս	սսսս սսսս	սսսս սսսս
TBLP	XXXX XXXX	นนนน นนนน	սսսս սսսս	นนนน นนนน	นนนน นนนน
TBLH	-xxx xxxx	-uuu uuuu	-uuu uuuu	-uuu uuuu	-uuu uuuu
STATUS	00 xxxx	1u uuuu	uu uuuu	01 uuuu	11 uuuu
INTC	-000 0000	-000 0000	-000 0000	-000 0000	-uuu uuuu
WDTS	0000 0111	0000 0111	0000 0111	0000 0111	սսսս սսսս
PA	1111 1111	1111 1111	1111 1111	1111 1111	սսսս սսսս
PAC	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน
РВ	1111 1111	1111 1111	1111 1111	1111 1111	սսսս սսսս
PBC	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน
PC	1111 1111	1111 1111	1111 1111	1111 1111	սսսս սսսս
PCC	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน
PD	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน
PDC	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน
PG	1	1	1	1	u
PGC	1	1	1	1	u
EECR	1000	1000	1000	1000	uuuu

Note: "\*" stands for "warm reset" "u" stands for "unchanged" "x" stands for "unknown"



#### **Timer/Event Counter**

Two timer/event counters (TMR0, TMR1) are implemented in the microcontroller. The Timer/Event Counter 0 contains an 8-bit programmable count-up counter and the clock may come from an external source or from the system clock.

The Timer/Event Counter 1 contains a 16-bit programmable count-up counter and the clock may come from an external source or from the system clock divided by 4.

Using an external clock input allows the user to count external events, measure time internals or pulse widths, or generate an accurate time base. While using the internal clock allows the user to generate an accurate time base.

The Timer/Event Counter 0 can generate PFD signal by using external or internal clock and the PFD frequency is determine by the equation  $f_{INT}/[2\times(256-N)]$ .

There are 2 registers related to the Timer/Event Counter 0; TMR0 ([0DH]), TMR0C ([0EH]). Two physical registers are mapped to TMR0 location; writing to TMR0 makes the starting value be placed in the Timer/Event Counter 0 preload register and reading TMR0 retrieves the contents of the Timer/Event Counter 0. The TMR0C is a timer/event counter control register, which defines some options.

The TMR0C is the Timer/Event Counter 0 control register, which defines the operating mode, counting enable or disable and active edge.

There are 3 registers related to the Timer/Event Counter 1; TMR1H (0FH), TMR1L (10H), TMR1C (11H). Writing to TMR1L only writes the data to an internal lower-order byte buffer (8 bits) and writing to TMR1H will transfer the specified data and the contents of the lower-order byte buffer to TMR1H and TMR1L preload registers, respectively. The Timer/Event Counter 1 preload register is

Label (TMR0C)	Bits	Function		
T0PSC0~T0PSC2	0~2	Defines the prescaler stages, T0PSC2, T0PSC1, T0PSC0= 000: $f_{INT}=f_{SYS}/2$ 001: $f_{INT}=f_{SYS}/4$ 010: $f_{INT}=f_{SYS}/8$ 011: $f_{INT}=f_{SYS}/16$ 100: $f_{INT}=f_{SYS}/16$ 100: $f_{INT}=f_{SYS}/32$ 101: $f_{INT}=f_{SYS}/64$ 110: $f_{INT}=f_{SYS}/128$ 111: $f_{INT}=f_{SYS}/256$		
T0E 3		Defines the TMR0 active edge of Timer/Event Counter 0 (0=active on low to high; 1=active on high to low)		
T0ON 4		Enable or disable timer 0 counting (0=disable; 1=enable)		
	5	Unused bit, read as "0"		
ТОМО ТОМ1	6 7	Defines the operating mode (T0M1, T0M0) 01=Event count mode (external clock) 10=Timer mode (internal clock) 11=Pulse width measurement mode 00=Unused		

#### **TMR0C Register**

Label (TMR1C)	Bits	Function			
_	0~2	Unused bit, read as "0"			
T1E	3	Defines the TMR1 active edge of Timer/Event Counter 1 (0=active on low to high; 1=active on high to low)			
T10N 4		Enable or disable timer 1 counting (0=disabled; 1=enabled)			
5		Unused bit, read as"0"			
T1M0 T1M1	6 7	Defines the operating mode (T1M1, T1M0) 01=Event count mode (external clock) 10=Timer mode (internal clock) 11=Pulse width measurement mode 00=Unused			

#### TMR1C Register

changed by each writing TMR1H operations. Reading TMR1H will latch the contents of TMR1H and TMR1L counters to the destination and the lower-order byte buffer, respectively. Reading the TMR1L will read the contents of the lower-order byte buffer. The TMR1C is the Timer/Event Counter 1 control register, which defines the operating mode, counting enable or disable and active edge.


The T0M0, T0M1, T1M0, T1M1 bits define the operating mode. The event count mode is used to count external events, which means the clock source comes from an external (TMR0/TMR1) pin. The timer mode functions as a normal timer with the clock source coming from the  $f_{\rm INT}$  clock/instruction clock (Timer0/Timer1). The pulse width measurement mode can be used to count the high or low level duration of the external signal (TMR0/TMR1). The counting is based on the  $f_{\rm INT}$  clock/instruction clock (Timer0/Timer1).

In the event count or timer mode, once the Timer/Event Counter 0/1 starts counting, it will count from the current contents in the Timer/Event Counter 0/1 to FFH or FFFFH. Once overflow occurs, the counter is reloaded from the Timer/Event Counter 0/1 preload register and generates the interrupt request flag (T0F/T1F; bit 5/6 of the INTC) at the same time.

In the pulse width measurement mode with the T0ON/T1ON and T0E/T1E bits equal to one, once the TMR0/TMR1 has received a transient from low to high (or high to low if the T0E/T1E bits is "0") it will start

counting until the TMR0/TMR1 returns to the original level and resets the T0ON/T1ON. The measured result will remain in the Timer/Event Counter 0/1 even if the activated transient occurs again. In other words, only one cycle measurement can be done. Until setting the T0ON/T1ON, the cycle measurement will function again as long as it receives further transient pulse. Note that, in this operating mode, the Timer/Event Counter 0/1 starts counting not according to the logic level but according to the transient edges. In the case of counter overflows, the counter 0/1 is reloaded from the Timer/Event Counter 0/1 preload register and issues the interrupt request just like the other two modes. To enable the counting operation, the timer ON bit (T0ON/T1ON: bit 4 of TMR0C/TMR1C) should be set to 1. In the pulse width measurement mode, the T0ON/T1ON will be cleared automatically after the measurement cycle is completed. But in the other two modes the T0ON/T1ON can only be reset by instructions. The overflow of the Timer/Event Counter 0/1 is one of the wake-up sources. No matter what the operation mode is, writing a 0 to ET0I/ET1I can disable the corresponding interrupt services.

In the case of Timer/Event Counter 0/1 OFF condition, writing data to the Timer/Event Counter 0/1 preload register will also reload that data to the Timer/Event Counter 0/1. But if the Timer/Event Counter 0/1 is turned on, data written to it will only be kept in the Timer/Event Counter 0/1 preload register. The Timer/Event Counter 0/1 will still operate until overflow occurs (a Timer/Event



Timer/Event Counter 1

Counter 0/1 reloading will occur at the same time). When the Timer/Event Counter 0/1 (reading TMR0/TMR1) is read, the clock will be blocked to avoid errors. As clock blocking may result in a counting error, this must be taken into consideration by the programmer.

The bit0~bit2 of the TMR0C can be used to define the pre-scaling stages of the internal clock sources of the Timer/Event Counter 0. The definitions are as shown. The overflow signal of the Timer/Event Counter 0 can be used to generate PFD signals for buzzer driving.

#### Input/Output Ports

There are 33 bidirectional input/output lines in the microcontroller, labeled from PA to PD and PG, which are mapped to the data memory of [12H], [14H], [16H], [18H] and [1EH] respectively. All of these I/O ports can be used for input and output operations. For input operation, these ports are non-latching, that is, the inputs must be ready at the T2 rising edge of instruction "MOV A,[m]" (m=12H, 14H, 16H, 18H or 1EH). For output operation, all the data is latched and remains unchanged until the output latch is rewritten.

Each I/O line has its own control register (PAC, PBC, PCC, PDC, PGC) to control the input/output configuration. With this control register, CMOS output or Schmitt trigger input with or without pull-high resistor structures can be reconfigured dynamically under software control. To function as an input, the corresponding latch of the control register must write a "1". The input source also depends on the control register. If the control register bit is "1", the input will read the pad state. If the control register bit is "0", the contents of the latches will move to the internal bus. The latter is possible in the "read-modify-write" instruction. For output function, CMOS is the only configuration. These control registers are mapped to locations 13H, 15H, 17H, 19H and 1FH.


After a chip reset, these input/output lines remain at high levels or floating state (depending on the pull-high options). Each bit of these input/output latches can be set or cleared by "SET [m].i" and "CLR [m].i" (m=12H, 14H, 16H, 18H or 1EH) instructions.

Some instructions first input data and then follow the output operations. For example, "SET [m].i", "CLR [m].i", "CPL [m]", "CPLA [m]" read the entire port states into the CPU, execute the defined operations (bit-operation), and then write the results back to the latches or the accumulator.

Each line of port A has a capability of waking-up the device. The highest 7-bit of port G are not physically implemented; on reading them a "0" is returned whereas writing then results in no-operation. See Application note.

There is a pull-high option available for all I/O lines (bit option). Once the pull-high option of an I/O line is selected, the I/O line have pull-high resistor. Otherwise, the pull-high resistor is absent. It should be noted that a non-pull-high I/O line operating in input mode will cause a floating state.

The PB0 and PB1 are pin-shared with BZ and  $\overline{\text{BZ}}$  signal, respectively. If the BZ/ $\overline{\text{BZ}}$  option is selected, the output signal in output mode of PB0/PB1 will be the PFD signal generated by the Timer/Event Counter 0 overflow signal. The input mode always remain in its original functions. Once the BZ/ $\overline{\text{BZ}}$  option is selected, the buzzer output signals are controlled by the PB0 data register only.



PB0 I/O	Ι	I	0	0	0	0	0	0	0	0
PB1 I/O	Ι	0	I	I	I	0	0	0	0	0
PB0 Mode	х	х	С	В	В	С	В	В	В	В
PB1 Mode	х	С	x	х	х	С	С	С	В	В
PB0 Data	х	х	D	0	1	D <sub>0</sub>	0	1	0	1
PB1 Data	х	D	x	х	х	D <sub>1</sub>	D	D	x	х
PB0 Pad Status	I	I	D	0	В	D <sub>0</sub>	0	В	0	В
PB1 Pad Status	I	D	I	I	I	D <sub>1</sub>	D	D	0	В

#### The I/O functions of PB0/PB1 are shown below.

Note: "I" input, "O" output, "D,  $\underline{D}_0$ ,  $D_1$ " data,

"B" buzzer option, BZ or  $\overline{\text{BZ}},~"x"$  don't care

"C" CMOS output

The PG0 is pin-shared with INT.


It is recommended that unused or not bonded out I/O lines should be set as output pins by software instruction to avoid consuming power under input floating state.


#### Low Voltage Reset – LVR

The microcontroller contains a low voltage reset circuit in order to monitor the supply voltage of the device. If the supply voltage of the device drops to within a range of  $0.9V \sim V_{LVR}$ , such as might occur when changing the battery, the LVR will automatically reset the device internally.


The LVR includes the following specifications:

- The low voltage (0.9V~V<sub>LVR</sub>) must exist for greater than 1ms. If the low voltage state does not exceed 1ms, the LVR will ignore it and do not perform a reset function.
- The LVR uses the "OR" function with the external RES signal to perform a chip reset.





Note:  $V_{\text{OPR}}$  is the voltage range for proper chip operation at 4MHz system clock.




- Note: \*1. To make sure that the system oscillator has stabilized, the SST provides an extra delay of 1024 system clock pulses before entering the normal operation.
  - \*2. Low voltage has to be maintained for over 1ms, after that 1ms delay the device enters the reset mode.



#### **EEPROM Data Memory**

The 256×8 bits EEPROM data memory is readable and writable during normal operation. It is indirectly addressed through the control register EECR ([40H] in Bank 1). The EECR can be read and written to only by indirect addressing mode using MP1.

Label (EECR)	Bits	Function			
	0~3	Unused bit, read as "0"			
CS	4	EEPROM data memory select			
SK	5	Serial clock input to EEPROM data memory			
DI	6	Serial data input to EEPROM data memory			
DO	7	Serial data output from EEPROM data memory			




**EEPROM Data Memory Block Diagram** 

The EEPROM data memory is accessed via a three-wire serial communication interface by writing to EECR. It is arranged into 256 words by 8 bits. The EEPROM data memory contains seven instructions: READ, ERASE, WRITE, EWEN, EWDS, ERAL and WRAL. These instructions are all made up of 12 bits data: 1 start bit, 2 op-code bits and 9 address bits.

By writing CS, SK and DI, these instructions can be transmitted to the EEPROM. These serial instruction data presented at the DI will be written into the

EEPROM data memory at the rising edge of SK. During the READ cycle, DO acts as the data output and during the WRITE or ERASE cycle, DO indicates the BUSY/READY status. When the DO is active for read data or as a BUSY/ READY indicator the CS pin must be high; otherwise DO will be in a high state. For successful instructions, CS must be low once after the instruction is sent. After power on, the device is by default in the EWDS state. An EWEN instruction must be performed before any ERASE or WRITE instruction can be executed.

The following are the functional descriptions and timing diagrams of all seven instructions.





#### **EECR A.C. Characteristics**

Ta=25°C

Symbol	Parameter	V <sub>cc</sub> =5	V±10%	V <sub>cc</sub> =2.2	Unit	
Symbol	Falalletei	Min.	Max.	Min.	Max.	
f <sub>sк</sub>	Clock Frequency	0	2	0	1	MHz
t <sub>sĸн</sub>	SK High Time	250	_	500	_	ns
t <sub>SKL</sub>	SK Low Time	250	_	500		ns
t <sub>css</sub>	CS Setup Time	50	_	100		ns
t <sub>CSH</sub>	CS Hold Time	0	_	0		ns
t <sub>CDS</sub>	CS Deselect Time	250	_	250	_	ns
t <sub>DIS</sub>	DI Setup Time	100	_	200		ns
t <sub>DIH</sub>	DI Hold Time	100	_	200		ns
t <sub>PD1</sub>	DO Delay to "1"	_	250	_	500	ns
t <sub>PD0</sub>	DO Delay to "0"	_	250	_	500	ns
t <sub>sv</sub>	Status Valid Time	_	250	_	250	ns
t <sub>HZ</sub>	DO Disable Time	100	_	200		ns
t <sub>PR</sub>	Write Cycle Time Per Word	_	2	_	5	ms

#### READ

The READ instruction will stream out data at a specified address on the DO. The data on DO changes during the low-to-high edge of SK. The 8 bits data stream is preceded by a logical "0" dummy bit. Irrespective of the condition of the EWEN or EWDS instruction, the READ command is always valid and independent of these two instructions. After the data word has been read the internal address will be automatically incremented by 1, allowing the next consecutive data word to be read out without entering further address data. The address will wrap around with CS High until CS returns to Low.

#### EWEN/EWDS

The EWEN/EWDS instruction will enable or disable the programming capabilities. At both the power on and power off state the device automatically enters the disable mode. Before a WRITE, ERASE, WRAL or ERAL instruction is given, the programming enable instruction EWEN must be issued, otherwise the ERASE/WRITE instruction is invalid. After the EWEN instruction is issued, the programming enable condition remains until power is turned off or an EWDS instruction is issued. No data can be written into the EEPROM data memory in the programming disabled state. By so doing, the internal memory data can be protected.

#### ERASE

The ERASE instruction erases data at the specified addresses in the programming enable mode. After the ERASE op-code and the specified address have been issued, the data erase is activated by the falling edge of CS. Since the internal auto-timing generator provides all timing signals for the internal erase, so the SK clock is not required. During the internal erase, we can verify the busy/ready status if CS is high. The DO will remain low but when the operation is over, the DO will return to high and further instructions can be executed.

#### WRITE

The WRITE instruction writes data into the EEPROM data memory at the specified addresses in the programming enable mode. After the WRITE op-code and the specified address and data have been issued, the data writing is activated by the falling edge of CS. Since the internal auto-timing generator provides all timing signal for the internal writing, so the SK clock is not required. The auto-timing write cycle includes an automatic erase-before-write capability. So, it is not necessary to erase data before the WRITE instruction. During the internal writing, we can verify the busy/ready status if CS is high. The DO will remain low but when the operation is over, the DO will return to high and further instructions can be executed.




WRAL

### ERAL

The ERAL instruction erases the entire 256×8 memory cells to a logical "1" state in the programming enable mode. After the erase-all instruction set has been issued, the data erase feature is activated by a falling edge of CS. Since the internal auto-timing generator provides all timing signal for the erase-all operation, so the SK clock is not required. During the internal erase-all operation, we can verify the busy/ready status if CS is high. The DO will remain low but when the operation is over, the DO will return to high and further instruction can be executed.

The WRAL instruction writes data into the entire 256×8 memory cells in the programming enable mode. After the write-all instruction set has been issued, the data writing is activated by a falling edge of CS. Since the internal auto-timing generator provides all timing signals for the write-all operation, so the SK clock is not required. During the internal write-all operation, we can verify the busy/ready status if CS is high. The DO will remain low but when the operation is over the DO will re-

turn to high and further instruction can be executed.




**EECR Control Timing Diagrams** 


READ




• ERASE



• ERAL



• WRAL



### EEPROM Data Memory Instruction Set Summary

Instruction	Comments	Start bit	Op Code	Address	Data
READ	Read data	1	10	X, A7~A0	D7~D0
ERASE	Erase data	1	11	X, A7~A0	_
WRITE	Write data	1	01	X, A7~A0	D7~D0
EWEN	Erase/Write Enable	1	00	11XXXXXXX	_
EWDS	Erase/Write Disable	1	00	00XXXXXXX	_
ERAL	Erase All	1	00	10XXXXXXX	_
WRAL	Write All	1	00	01XXXXXXX	D7~D0

Note: "X" stands for "don't care"




### Options

The following table shows all kinds of options in the microcontroller. All of the options must be defined to ensure proper system functioning.

Items	Options
1	WDT clock source: WDT oscillator or $f_{SYS}/4$ or disable
2	CLRWDT instructions: 1 or 2 instructions
3	Timer/Event Counter 0 clock sources: f <sub>SYS</sub>
4	Timer/Event Counter 1 clock sources: f <sub>SYS</sub> /4
5	PA bit wake-up enable or disable
6	PA CMOS or Schmitt input
7	PA, PB, PC, PD, PG pull-high enable or disable (By port)
8	BZ/BZ enable or disable
9	LVR enable or disable
10	System oscillator: RC or crystal
11	BZ/BZ source: TMR0/TMR1



### **Application Circuits**



Note: The resistance and capacitance for reset circuit should be designed in such a way as to ensure that the VDD is stable and remains within a valid operating voltage range before bringing RES to high.

"\*" Make the length of the wiring, which is connected to the  $\overline{\text{RES}}$  pin as short as possible, to avoid noise interference.

The following table shows the C1, C2 and R1 values corresponding to the different crystal values. (For reference only)

Crystal or Resonator	C1, C2	R1			
4MHz Crystal	0pF	10kΩ			
4MHz Resonator (3 pin)	0pF	12kΩ			
4MHz Resonator (2 pin)	10pF	12kΩ			
3.58MHz Crystal	0pF	10kΩ			
3.58MHz Resonator (2 pin)	25pF	10kΩ			
2MHz Crystal & Resonator (2 pin)	25pF	10kΩ			
1MHz Crystal	35pF	27kΩ			
480kHz Resonator	300pF	9.1kΩ			
455kHz Resonator	300pF	10kΩ			
429kHz Resonator	300pF	10kΩ			
The function of the resistor R1 is to ensure that the oscillator will switch off should low voltage condi- tions occur. Such a low voltage, as mentioned here, is one which is less than the lowest value of the MCU operating voltage. Note however that if the LVR is enabled then R1 can be removed.					



# Instruction Set Summary

Mnemonic	Description	Instruction Cycle	Flag Affected					
Arithmetic								
ADD A,[m] ADDM A,[m] ADD A,x ADC A,[m] ADCM A,[m] SUB A,x SUB A,[m] SUBM A,[m] SBC A,[m] SBCM A,[m] DAA [m]	Add data memory to ACC Add ACC to data memory Add immediate data to ACC Add data memory to ACC with carry Add ACC to data memory with carry Subtract immediate data from ACC Subtract data memory from ACC Subtract data memory from ACC with result in data memory Subtract data memory from ACC with carry Subtract data memory from ACC with carry and result in data memory Decimal adjust ACC for addition with result in data memory	$ \begin{array}{c} 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ \end{array} $	Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV C					
Logic Operati	on							
AND A,[m] OR A,[m] XOR A,[m] ANDM A,[m] ORM A,[m] XORM A,[m] AND A,x OR A,x XOR A,x CPL [m] CPLA [m]	AND data memory to ACC OR data memory to ACC Exclusive-OR data memory to ACC AND ACC to data memory OR ACC to data memory Exclusive-OR ACC to data memory AND immediate data to ACC OR immediate data to ACC Exclusive-OR immediate data to ACC Complement data memory Complement data memory with result in ACC	$ \begin{array}{c c} 1 \\ 1 \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1 \\ 1 \\ 1 \\ 1 \\ 1^{(1)} \\ 1 \\ 1 \\ 1 \end{array} $	Z Z Z Z Z Z Z Z Z Z Z Z					
Increment & D								
INCA [m] INC [m] DECA [m] DEC [m]	Increment data memory with result in ACC Increment data memory Decrement data memory with result in ACC Decrement data memory	1 1 <sup>(1)</sup> 1 1 <sup>(1)</sup>	Z Z Z Z					
Rotate								
RRA [m] RR [m] RRCA [m] RRC [m] RLA [m] RLCA [m] RLCA [m]	Rotate data memory right with result in ACC Rotate data memory right Rotate data memory right through carry with result in ACC Rotate data memory right through carry Rotate data memory left with result in ACC Rotate data memory left Rotate data memory left Rotate data memory left through carry with result in ACC Rotate data memory left through carry	$ \begin{array}{c} 1\\ 1^{(1)}\\ 1\\ 1^{(1)}\\ 1\\ 1^{(1)}\\ 1\\ 1^{(1)}\\ 1 \end{array} $	None C C None None C C					
Data Move								
MOV A,[m] MOV [m],A MOV A,x Bit Operation	Move data memory to ACC Move ACC to data memory Move immediate data to ACC	1 1 <sup>(1)</sup> 1	None None None					
CLR [m].i SET [m].i	Clear bit of data memory Set bit of data memory	1 <sup>(1)</sup> 1 <sup>(1)</sup>	None None					



Mnemonic	Description	Instruction Cycle	Flag Affected
Branch			
JMP addr	Jump unconditionally	2	None
SZ [m]	Skip if data memory is zero	1 <sup>(2)</sup>	None
SZA [m]	Skip if data memory is zero with data movement to ACC	1 <sup>(2)</sup>	None
SZ [m].i	Skip if bit i of data memory is zero	1 <sup>(2)</sup>	None
SNZ [m].i	Skip if bit i of data memory is not zero	1 <sup>(2)</sup>	None
SIZ [m]	Skip if increment data memory is zero	1 <sup>(3)</sup>	None
SDZ [m]	Skip if decrement data memory is zero	1 <sup>(3)</sup>	None
SIZA [m]	Skip if increment data memory is zero with result in ACC	1 <sup>(2)</sup>	None
SDZA [m]	Skip if decrement data memory is zero with result in ACC	1 <sup>(2)</sup>	None
CALL addr	Subroutine call	2	None
RET	Return from subroutine	2	None
RET A,x	Return from subroutine and load immediate data to ACC	2	None
RETI	Return from interrupt	2	None
Table Read			
TABRDC [m]	Read ROM code (current page) to data memory and TBLH	2 <sup>(1)</sup>	None
TABRDL [m]	Read ROM code (last page) to data memory and TBLH	2 <sup>(1)</sup>	None
Miscellaneou	S		
NOP	No operation	1	None
CLR [m]	Clear data memory	1 <sup>(1)</sup>	None
SET [m]	Set data memory	1 <sup>(1)</sup>	None
CLR WDT	Clear Watchdog Timer	1	TO,PDF
CLR WDT1	Pre-clear Watchdog Timer	1	TO <sup>(4)</sup> ,PDF <sup>(4)</sup>
CLR WDT2	Pre-clear Watchdog Timer	1	TO <sup>(4)</sup> , PDF <sup>(4)</sup>
SWAP [m]	Swap nibbles of data memory	1 <sup>(1)</sup>	None
SWAPA [m]	Swap nibbles of data memory with result in ACC	1	None
HALT	Enter power down mode	1	TO,PDF

- Note: x: Immediate data
  - m: Data memory address
  - A: Accumulator
  - i: 0~7 number of bits
  - addr: Program memory address
  - $\sqrt{}$ : Flag is affected
  - -: Flag is not affected
  - <sup>(1)</sup>: If a loading to the PCL register occurs, the execution cycle of instructions will be delayed for one more cycle (four system clocks).
  - <sup>(2)</sup>: If a skipping to the next instruction occurs, the execution cycle of instructions will be delayed for one more cycle (four system clocks). Otherwise the original instruction cycle is unchanged.
  - $^{(3)}$ :  $^{(1)}$  and  $^{(2)}$
  - <sup>(4)</sup>: The flags may be affected by the execution status. If the Watchdog Timer is cleared by executing the "CLR WDT1" or "CLR WDT2" instruction, the TO and PDF are cleared. Otherwise the TO and PDF flags remain unchanged.



# Instruction Definition

ADC A,[m]       Add data memory and carry to the accumulator         Description       The contents of the specified data memory, accumulator and multaneously, leaving the result in the accumulator.         Operation       ACC $\leftarrow$ ACC+[m]+C         Affected flag(s)       TO       PDF       OV       Z       AC       C         ADCM A,[m]       Add the accumulator and carry to data memory       Acc $\leftarrow$ ACC+[m]+C         ADCM A,[m]       Add the accumulator and carry to data memory         Description       The contents of the specified data memory, accumulator and multaneously, leaving the result in the specified data memory.         Operation       [m] $\leftarrow$ ACC+[m]+C         Affected flag(s)       TO       PDF       OV       Z       AC       C         Mathematical data       TO       PDF       OV       Z       AC       C         Add data memory to be accumulator       To       PDF       OV       Z       AC       C         Add data memory to the accumulator.       Operation       ACC $\leftarrow$ (m]       Add data memory and the accumulator.         Operation       ACC $\leftarrow$ (m]       Add data memory to the accumulator.       Description       The contents of the accumulator.         Operation       ACC $\leftarrow$ ACC+[m]       Add immediate data to the accumulator.       Acc       C				nd come to	the eco	mulatar	
Operation       ACC $\leftarrow$ ACC+[m]+C         Affected flag(s) $\overline{TO}$ PDF       OV       Z       AC       C         ADCM A,[m]       Add the accumulator and carry to data memory       Add the accumulator and carry to data memory         Description       The contents of the specified data memory, accumulator and multaneously, leaving the result in the specified data memory         Operation       [m] $\leftarrow$ ACC+[m]+C         Affected flag(s) $\overline{TO}$ PDF       OV       Z       AC       C         ADD A,[m]       Add data memory to the accumulator       Acc       C       C       Image: Colored colo		The conte	ents of the	specified of	data mem	ory, accum	
TOPDFOVZACC $       -$ ADCM A,[m]Add the accumulator and carry to data memoryDescriptionThe contents of the specified data memory, accumulator and multaneously, leaving the result in the specified data memoryOperation[m] $\leftarrow$ ACC+[m]+CAffected flag(s) $\overline{TO}$ PDFOVZACC $       -$ ADD A,[m]Add data memory to the accumulatorDescriptionThe contents of the specified data memory and the accumulator.OperationACC $\leftarrow$ ACC+[m]Affected flag(s) $\overline{TO}$ PDFOVZACC $ $ $$ $$ ADD A,xAdd immediate data to the accumulatorDescriptionThe contents of the accumulator and the specified data are ad accumulator.OperationACC $\leftarrow$ ACC+xAffected flag(s) $\overline{TO}$ PDFOVZACC $ $ $$ $$ $$ $$ ADD A,[m]Add the accumulator to the data memory $$ $$ $$ ADDM A,[m]Add the accumulator to the data memory and the accumulator $$ $$ ADDM A,[m]Add the accumulator to the data memory and the accumulator $$ $$ $$ ADDM A,[m]Add the accumulator to the data memory and the accumulator $$ $$ $$ <tr< td=""><td>Operation</td><td></td><td>-</td><td>-</td><td></td><td></td><td></td></tr<>	Operation		-	-			
ADCM A,[m]       Add the accumulator and carry to data memory         Description       The contents of the specified data memory, accumulator and multaneously, leaving the result in the specified data memory         Operation $[m] \leftarrow ACC+[m]+C$ Affected flag(s) $TO$ $PDF$ $OV$ $Z$ $AC$ ADD A,[m]       Add data memory to the accumulator $V$ $V$ $V$ $V$ ADD A,[m]       Add data memory to the accumulator $V$ $V$ $V$ $V$ ADD A,[m]       Add data memory to the accumulator $V$ $V$ $V$ $V$ ADD A,[m]       Add data memory to the accumulator $V$ $V$ $V$ $V$ Approximation       The contents of the specified data memory and the accumulator. $V$ $V$ $V$ Operation       ACC $\leftarrow$ ACC+[m] $A$ $V$	Affected flag(s)						
ADCM A,[m]       Add the accumulator and carry to data memory         Description       The contents of the specified data memory, accumulator and multaneously, leaving the result in the specified data memory         Operation $[m] \leftarrow ACC+[m]+C$ Affected flag(s) $\overline{TO}$ $PDF$ $OV$ $Z$ $AC$ $C$ $  V$ $V$ $V$ $V$ $V$ $V$ ADD A,[m]       Add data memory to the accumulator       Description       The contents of the specified data memory and the accumulator.         Operation       ACC $\leftarrow ACC+[m]$ Affected flag(s) $\overline{TO}$ $PDF$ $OV$ $Z$ $AC$ $C$ $Affected$ flag(s) $\overline{TO}$ $PDF$ $OV$ $Z$ $AC$ $C$ $Affected$ flag(s) $\overline{TO}$ $PDF$ $OV$ $Z$ $AC$ $C$ $ADD$ A,x       Add immediate data to the accumulator $V$		ТО	PDF	OV	Z	AC	С
DescriptionThe contents of the specified data memory, accumulator and multaneously, leaving the result in the specified data memory OperationQperation $[m] \leftarrow ACC+[m]+C$ Affected flag(s) $\overline{TO}$ PDF $OV$ ZACC $\square$ $\square$ $\square$ $\square$ $\square$ $\square$ ADD A,[m]Add data memory to the accumulatorDescriptionThe contents of the specified data memory and the accumulator.OperationACC $\leftarrow$ ACC+[m]Affected flag(s) $\overline{TO}$ PDF $OV$ ZACADD A,xAdd immediate data to the accumulatorDescriptionThe contents of the accumulatorDescriptionThe contents of the accumulatorOperationACC $\leftarrow$ ACC+[m]ADD A,xAdd immediate data to the accumulatorDescriptionThe contents of the accumulator and the specified data are ad accumulator.OperationACC $\leftarrow$ ACC+xAffected flag(s) $\overline{TO}$ PDF $OV$ ZACADD A,[m]Add the accumulator to the data memoryDescriptionThe contents of the specified data memory and the accumulatorDescriptionThe contents of the specified data memory and the accumulatorCoperationAdd the accumulator to the data memoryADD A,[m]Add the accumulator to the data memoryOperationThe contents of the specified data memory and the accumulatorAdd the data memory. $Operation$ Operation $[m] \leftarrow ACC+[m]$ Affected flag(s) $\overline{TO}$ DE $OV$			_	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$
Operation[m] $\leftarrow$ ACC+[m]+CAffected flag(s) $\overline{TO}$ PDFOVZACC $ $ $$ $$ $$ ADD A,[m]Add data memory to the accumulatorDescriptionThe contents of the specified data memory and the accumulator.OperationACC $\leftarrow$ ACC+[m]Affected flag(s) $\overline{TO}$ PDFOVZACC $ $ $$ $$ ADD A,xAdd immediate data to the accumulatorDescriptionThe contents of the accumulator and the specified data are ad accumulator.OperationACC $\leftarrow$ ACC+[m]Affected flag(s) $\overline{TO}$ PDFOVZACC $ $ $$ $$ $$ ADD A,xAdd immediate data to the accumulatorThe contents of the accumulator and the specified data are ad accumulator.OperationACC $\leftarrow$ ACC+xAffected flag(s) $\overline{TO}$ PDFOVZACC $ $ $$ $$ $$ $$ $$ ADDM A,[m]Add the accumulator to the data memoryAdd the accumulator to the data memoryADDDescriptionThe contents of the specified data memory and the accumulator $$ $$ ADDM A,[m]Add the accumulator to the data memory. $$ $$ $$ Operation[m] $\leftarrow$ ACC+[m] $$ $$ $$ $$ Affected flag(s) $\overline{TO}$ <	ADCM A,[m]	Add the a	iccumulato	or and carry	y to data r	nemory	
Affected flag(s) $TO$ PDFOVZACC $  \sqrt{1}$ $\sqrt{1}$ $\sqrt{1}$ $\sqrt{1}$ $\sqrt{1}$ ADD A,[m]Add data memory to the accumulatorDescriptionThe contents of the specified data memory and the accumulator.OperationACC $\leftarrow$ ACC+[m]Affected flag(s) $TO$ PDFOVZACC $ \sqrt{1}$ $\sqrt{1}$ $\sqrt{1}$ $\sqrt{1}$ ADD A,xAdd immediate data to the accumulatorAdd immediate data to the accumulatorDescriptionThe contents of the accumulator and the specified data are ad accumulator. $\sqrt{1}$ $\sqrt{1}$ OperationACC $\leftarrow$ ACC+xAffected flag(s) $TO$ PDFOVZACCADDM A,[m]Add the accumulator to the data memoryAdd the accumulator to the data memory and the accumulatorThe contents of the specified data are mory $\sqrt{1}$ $\sqrt{1}$ ADDM A,[m]Add the accumulator to the data memory $T$ $T$ $C$ $C$ $C$ $TO$ PDFOVZACC $TO$ PDFOVZACC $TO$ PDFOVZACC $TO$ PDFOVZACC $TO$ PDFOVZACC $TO$ PDFOVZACC	Description						
TOPDFOVZACC $\sqrt{1}$ $\sqrt{1}$ $\sqrt{1}$ $\sqrt{1}$ ADD A,[m]Add data memory to the accumulatorDescriptionThe contents of the specified data memory and the accumulator.OperationACC $\leftarrow$ ACC+[m]Affected flag(s)TOPDFOVZACC $ \sqrt{1}$ $\sqrt{1}$ $\sqrt{1}$ $\sqrt{1}$ ADD A,xAdd immediate data to the accumulatorDescriptionThe contents of the accumulator and the specified data are ad accumulator.OperationACC $\leftarrow$ ACC+xAffected flag(s)TOPDFOVZACC $ \sqrt{1}$ $\sqrt{1}$ $\sqrt{1}$ $\sqrt{1}$ ADDM A,[m]Add the accumulator to the data memoryAdd the accumulator to the data memory and the accumulatorADDM A,[m]Add the accumulator to the data memory and the accumulatorADDM A,[m]Add the accumulator to the data memory and the accumulatorCoperation[m] $\leftarrow$ ACC+[m]Affected flag(s)TOPDFOVZACCoperation[m] $\leftarrow$ ACC+[m]Affected flag(s)TOPDFOVZACC	Operation		-	-			
ADD A,[m]       Add data memory to the accumulator         Description       The contents of the specified data memory and the accumulator.         Operation       ACC $\leftarrow$ ACC+[m]         Affected flag(s) $\overline{U}$ <td>Affected flag(s)</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>	Affected flag(s)						
ADD A,[m]       Add data memory to the accumulator         Description       The contents of the specified data memory and the accumulator.         Operation       ACC $\leftarrow$ ACC+[m]         Affected flag(s) $\overline{U}$ $\overline{V}$ $\overline{V}$ $\overline{V}$ $\overline{V}$ $\overline{V}$ $\overline{V}$ ADD A,x       Add immediate data to the accumulator $\overline{V}$ <td></td> <td>ТО</td> <td>PDF</td> <td>OV</td> <td>Z</td> <td>AC</td> <td>С</td>		ТО	PDF	OV	Z	AC	С
DescriptionThe contents of the specified data memory and the accumulator.OperationACC $\leftarrow$ ACC+[m]Affected flag(s)TO PDF OV Z AC C $ $ $$ $$ <b>ADD A,x</b> Add immediate data to the accumulatorDescriptionThe contents of the accumulator and the specified data are ac accumulator.OperationACC $\leftarrow$ ACC+xAffected flag(s)TO PDF OV Z AC C $ $ $$ <b>ADDM A,[m]</b> Add the accumulator to the data memoryDescriptionThe contents of the specified data memory <b>ADDM A,[m]</b> Add the accumulator to the data memory <b>ADDM A,[m]</b> Add the accumulator to the data memoryOperation(m] $\leftarrow$ ACC+[m] <b>Affected flag(s)</b> TO PDF OV Z AC C $\square$ TO PDF OV Z AC C $\square$ PDF OV Z AC C			_	$\checkmark$	$\checkmark$	$\checkmark$	
DescriptionThe contents of the specified data memory and the accumulator.OperationACC $\leftarrow$ ACC+[m]Affected flag(s)TO PDF OV Z AC C $ $ $$ $$ <b>ADD A,x</b> Add immediate data to the accumulatorDescriptionThe contents of the accumulator and the specified data are ac accumulator.OperationACC $\leftarrow$ ACC+xAffected flag(s)TO PDF OV Z AC C $ $ $$ <b>ADDM A,[m]</b> Add the accumulator to the data memoryDescriptionThe contents of the specified data memory <b>ADDM A,[m]</b> Add the accumulator to the data memory <b>ADDM A,[m]</b> Add the accumulator to the data memoryOperation(m] $\leftarrow$ ACC+[m] <b>Affected flag(s)</b> TO PDF OV Z AC C $\square$ TO PDF OV Z AC C $\square$ PDF OV Z AC C		eteb bbA	memory to	the accur	mulator		
stored in the accumulator.         Operation         ACC $\leftarrow$ ACC+[m]         Affected flag(s)         Image: TO PDF OV Z AC C         Image:						ory and the	accumu
Affected flag(s)	Description			•			
TOPDFOVZACC $  \sqrt{1}$ $\sqrt{1}$ $\sqrt{1}$ $\sqrt{1}$ ADD A,xAdd immediate data to the accumulatorDescriptionThe contents of the accumulator and the specified data are at accumulator.OperationACC $\leftarrow$ ACC+xAffected flag(s)TOPDFOVZACC $ \sqrt{1}$ $\sqrt{1}$ $\sqrt{1}$ $\sqrt{1}$ ADDM A,[m]Add the accumulator to the data memoryAdd the accumulator to the data memory and the accumulator in the data memory.Operation[m] $\leftarrow$ ACC+[m]Affected flag(s)TOPDFOVZACCTOPDFOVZACC	Operation	$ACC \leftarrow A$	CC+[m]				
ADD A,xAdd immediate data to the accumulatorDescriptionThe contents of the accumulator and the specified data are ac accumulator.OperationACC $\leftarrow$ ACC+xAffected flag(s) $\overline{TO}$ PDFOVZACDM A,[m]Add the accumulator to the data memoryDescriptionThe contents of the specified data memoryADDM A,[m]Add the accumulator to the data memoryDescriptionThe contents of the specified data memory and the accumulatorAffected flag(s) $\overline{TO}$ PDFOVZACC + [m]Affected flag(s) $\overline{TO}$ PDFOVZACC	Affected flag(s)						
ADD A,x       Add immediate data to the accumulator         Description       The contents of the accumulator and the specified data are ac accumulator.         Operation       ACC $\leftarrow$ ACC+x         Affected flag(s)       TO       PDF       OV       Z       AC       C         ADDM A,[m]       Add the accumulator to the data memory       N       N       N       N         ADDM A,[m]       Add the accumulator to the data memory       Image: Contents of the specified data memory and the accumulator in the data memory.       Operation       [m] $\leftarrow$ ACC+[m]         Affected flag(s)       TO       PDF       OV       Z       AC       C		то	PDF	OV	Z	AC	С
Description       The contents of the accumulator and the specified data are ad accumulator.         Operation       ACC $\leftarrow$ ACC+x         Affected flag(s)       TO       PDF       OV       Z       AC       C         ADDM A,[m]       Add the accumulator to the data memory       Add the accumulator to the data memory         Description       The contents of the specified data memory and the accumulator in the data memory.         Operation       [m] $\leftarrow$ ACC+[m]         Affected flag(s)       TO       PDF       OV       Z       AC       C		_	_	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$
accumulator.         Operation         ACC $\leftarrow$ ACC+x         Affected flag(s)         TO       PDF         OV       Z         AC       C         - $$ $$ $$ ADDM A,[m]       Add the accumulator to the data memory         Description       The contents of the specified data memory and the accumulator to the data memory.         Operation       [m] $\leftarrow$ ACC+[m]         Affected flag(s)       TO         TO       PDF         OV       Z         AC       C	ADD A,x	Add imme	ediate data	a to the acc	cumulator		
Affected flag(s)       TO       PDF       OV       Z       AC       C         —       — $$ $$ $$ $$ $$ ADDM A,[m]       Add the accumulator to the data memory       Add the accumulator to the data memory       The contents of the specified data memory and the accumulator to the data memory.         Operation       [m] $\leftarrow$ ACC+[m]       AC       C         TO       PDF       OV       Z       AC       C	Description			accumulate	or and the	specified c	lata are a
TOPDFOVZACC—— $\checkmark$ $\checkmark$ $\checkmark$ $\checkmark$ $\checkmark$ ADDM A,[m]Add the accumulator to the data memoryAdd the accumulator to the data memoryDescriptionThe contents of the specified data memory and the accumulator to the data memory.Operation[m] $\leftarrow$ ACC+[m]Affected flag(s)TOPDFOVZACC	Operation	$ACC \leftarrow A$	CC+x				
$ $ $$ $$ ADDM A,[m]Add the accumulator to the data memoryDescriptionThe contents of the specified data memory and the accumulator to the data memory.Operation[m] $\leftarrow$ ACC+[m]Affected flag(s)TOPDFOVZACC	Affected flag(s)						
ADDM A,[m]       Add the accumulator to the data memory         Description       The contents of the specified data memory and the accumulator to the data memory.         Operation       [m] ← ACC+[m]         Affected flag(s)       TO       PDF       OV       Z       AC       C		то	PDF	OV	Z	AC	С
DescriptionThe contents of the specified data memory and the accumul stored in the data memory.Operation $[m] \leftarrow ACC+[m]$ Affected flag(s)TOTOPDFOVZACC				$\checkmark$	$\checkmark$	$\checkmark$	
stored in the data memory.         Operation       [m] ← ACC+[m]         Affected flag(s)         TO       PDF       OV       Z       AC       C	ADDM A,[m]	Add the a	ocumulato	or to the da	ta memor	у	
Operation         [m] ← ACC+[m]           Affected flag(s)         TO         PDF         OV         Z         AC         C	Description				data mem	ory and the	e accumu
Affected flag(s)	Operation			,			
TO PDF OV Z AC C							
		то	PDF	OV	Z	AC	С
		_	_	$\checkmark$	$\checkmark$	$\checkmark$	



AND A,[m]       Logical AND accumulator with data memory         Description       Data in the accumulator and the specified data memory perforer         Operation       ACC $\leftarrow$ ACC "AND" [m]         Affected flag(s) $\overline{TO}$ PDF       OV       Z       AC       C         AND A,x       Logical AND immediate data to the accumulator $\neg$ $\neg$ $\neg$ $\neg$ AND A,x       Logical AND immediate data to the accumulator       Data in the accumulator and the specified data perform a bith The result is stored in the accumulator.         Operation       ACC $\leftarrow$ ACC "AND" x       Affected flag(s)
eration. The result is stored in the accumulator.Operation $ACC \leftarrow ACC "AND" [m]$ Affected flag(s) $\boxed{TO  PDF  OV  Z  AC  C}{-  -    -  -  -  -  -  -  -  -  -  $
Affected flag(s) $TO$ PDFOVZACC $ $ $  -$ AND A,xLogical AND immediate data to the accumulatorDescriptionData in the accumulator and the specified data perform a bit The result is stored in the accumulator.OperationACC $\leftarrow$ ACC "AND" x
TOPDFOVZACC $$ AND A,xLogical AND immediate data to the accumulatorDescriptionData in the accumulator and the specified data perform a bit The result is stored in the accumulator.OperationACC $\leftarrow$ ACC "AND" x
AND A,xLogical AND immediate data to the accumulatorDescriptionData in the accumulator and the specified data perform a bit The result is stored in the accumulator.OperationACC $\leftarrow$ ACC "AND" x
AND A,x       Logical AND immediate data to the accumulator         Description       Data in the accumulator and the specified data perform a bit         The result is stored in the accumulator.         Operation       ACC ← ACC "AND" x
Description       Data in the accumulator and the specified data perform a bit         The result is stored in the accumulator.         Operation       ACC ← ACC "AND" x
Description       Data in the accumulator and the specified data perform a bit         The result is stored in the accumulator.         Operation       ACC ← ACC "AND" x
The result is stored in the accumulator.OperationACC $\leftarrow$ ACC "AND" x
Affected flag(s)
TO PDF OV Z AC C
ANDM A,[m] Logical AND data memory with the accumulator
Description Data in the specified data memory and the accumulator perforeration. The result is stored in the data memory.
Operation [m] ← ACC "AND" [m]
Affected flag(s)
TO PDF OV Z AC C
CALL addr Subroutine call
Description The instruction unconditionally calls a subroutine located a program counter increments once to obtain the address of the
this onto the stack. The indicated address is then loaded. F
with the instruction at this address.
Operation Stack $\leftarrow$ PC+1 PC $\leftarrow$ addr
Affected flag(s) $PC \leftarrow addr$
TO PDF OV Z AC C
CLR [m] Clear data memory
Description The contents of the specified data memory are cleared to 0.
Operation [m] ← 00H

28





CLR [m].i	Clear bit o	f data me	emory			
Description			ified data ı	memory is	cleared to	o 0.
Operation	[m].i ← 0					
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
			_			
CLR WDT	Clear Wat	chdoa Tir	ner			
Description	The WDT	0	(clears the	e WDT). Tł	ne power d	lown bit (F
Operation	cleared.					
Operation	WDT $\leftarrow 0$ PDF and <sup>-</sup>					
Affected flag(s)						
	то	PDF	OV	Z	AC	С
	0	0		_	_	_
			<b>.</b>		I	
CLR WDT1	Preclear V	-				
Description	of this inst	ruction wi	WDT2, clea thout the of has been	ther precle	arinstruct	ion just se
Operation	WDT $\leftarrow 0$					
	PDF and <sup>-</sup>	FO ← 0*				
Affected flag(s)	ТО		01/	7	10	
	TO 0*	PDF	OV	Z	AC	C
	0	0*				
CLR WDT2	Preclear V	Vatchdog	Timer			
Description	of this inst	ruction w	WDT1, clea ithout the o has been	other prec	lear instru	ction, sets
Operation	WDT $\leftarrow 0$	OH*				
	PDF and	FO ← 0*				
Affected flag(s)	<b></b>					
	то	PDF	OV	Z	AC	С
	0*	0*		_	_	—
CPL [m]	Compleme	ent data n	nemory			
Description			cified data ontained a	-		
Operation	[m] ← [m]	,				
Affected flag(s)						
	то	PDF	OV	Z	AC	С
	_	_	_	V	_	_
			1	I	I	I

	)		Prel	imina	ary		HT48E50
CPLA [m]	Compleme	nt data m	emory and	d place re	sult in the	accumula	tor
Description	which previ	ously con	tained a 1	are chang	jed to 0 an	d vice-ver	ented (1's complement). Bits sa. The complemented result mory remain unchanged.
Operation	ACC $\leftarrow [\overline{m}]$						
Affected flag(s)							1
	ТО	PDF	OV	Z	AC	С	
	_	_	_				
DAA [m]	Decimal-Ac	ljust accu	mulator fo	or addition			
Description	lator is divio carry (AC1) justment is	ded into to ) will be do done by a r C) is set	wo nibbles one if the lo adding 6 to ; otherwise	s. Each nil ow nibble o the origir e the origir	oble is adjuded the accurrent of the acc	usted to th imulator is the origina emains un	Decimal) code. The accumu- ne BCD code and an internal greater than 9. The BCD ad- al value is greater than 9 or a changed. The result is stored red.
Operation	If ACC.3~A then [m].3~ else [m].3~ and If ACC.7~A then [m].7~ else [m].7~	f(m].0 ← ( [m].0 ← ( CC.4+AC f(m].4 ← /	ACC.3~A ACC.3~A CC.3~A CC.3~A	CC.0), AC =1 CC.4+6+A	1=0 C1,C=1		
Affected flag(s)							
	то	PDF	ov	Z	AC	С	
	_	_	_	_		$\checkmark$	
DEC [m]	Decrement	data mer	nory				
Description	Data in the	specified	data men	nory is de	cremented	l by 1.	
Operation	[m] ← [m]–	1					
Affected flag(s)							
	то	PDF	OV	Z	AC	С	
	_			$\checkmark$			
DECA [m]	Decrement	data mer	morv and r	olace resu	lt in the ad	ccumulato	r
Description		specified	data mem	ory is deci	remented l	oy 1, leavii	ng the result in the accumula-
Operation	ACC $\leftarrow$ [m]	-1					
Affected flag(s)							
	то	PDF	OV	Z	AC	С	
		_		$\checkmark$			





HALT	Enter pow	er down n	node			
Description	This instru the RAM a bit (PDF) i	ind registe	ers are reta	ined. The	WDT and	prescaler
Operation	$PC \leftarrow PC^{\cdot}$	+1				
	$PDF \leftarrow 1$					
	$TO \leftarrow 0$					
Affected flag(s)						
	то	PDF	OV	Z	AC	С
	0	1	—	_		
NC [m]	Increment	data men	nory			
Description	Data in the	e specified	d data mer	nory is inc	remented	by 1
Operation	[m] ← [m] <sup>.</sup>	+1				
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
	_					
INCA [m] Description	Increment Data in the tor. The co	e specified	data mem	ory is inci	emented b	oy 1, leavi
	Data in the tor. The co ACC $\leftarrow$ [m	e specified ontents of n]+1	data mem the data m	nory is incr nemory re	remented t main unch	oy 1, leavi anged.
Description Operation	Data in the tor. The co	e specified ontents of	data mem	nory is incr nemory re Z	emented b	oy 1, leavi
Description	Data in the tor. The co ACC $\leftarrow$ [m	e specified ontents of n]+1	data mem the data m	nory is incr nemory re	remented t main unch	oy 1, leavi anged.
Description Operation Affected flag(s)	Data in the tor. The co ACC $\leftarrow$ [m	e specified ontents of n]+1 PDF 	data mem the data m	nory is incr nemory re Z	remented t main unch	oy 1, leavi anged.
Description Operation	Data in the tor. The co ACC ← [n TO	e specified ontents of n]+1 PDF 	data mem the data m OV  er are repla	hory is increased by the second seco	AC	oy 1, leavi anged. C
Description Operation Affected flag(s) JMP addr Description	Data in the tor. The co ACC ← [m TO Directly ju The progra	e specified ontents of n]+1 PDF  mp am counte bassed to	data mem the data m OV  er are repla	hory is increased by the second seco	AC	oy 1, leavi anged. C
Description Operation Affected flag(s) JMP addr	Data in the tor. The co ACC ← [n TO Directly ju The progra control is p	e specified ontents of n]+1 PDF  mp am counte bassed to	data mem the data m OV  er are repla	hory is increased by the second seco	AC	oy 1, leavi anged. C
Description Operation Affected flag(s) JMP addr Description Operation	Data in the tor. The co ACC ← [n TO Directly ju The progra control is p	e specified ontents of n]+1 PDF  mp am counte bassed to	data mem the data m OV  er are repla	hory is increased by the second seco	AC	oy 1, leavi anged. C
Description Operation Affected flag(s) JMP addr Description Operation	Data in the tor. The co ACC $\leftarrow$ [m TO Directly ju The progra control is p PC $\leftarrow$ add	e specified ontents of n]+1 PDF 	OV	nory is incr nemory re Z √ ced with t ation.	AC	oy 1, leavi anged. C -specified
Description Operation Affected flag(s) JMP addr Description Operation Affected flag(s)	Data in the tor. The control is precedure of the program of the p	e specified ontents of n]+1 PDF 	OV OV or are repla this destin OV OV	remory is increase in the mory remory remore remote remot	AC	oy 1, leavi anged. C -specified
Description Operation Affected flag(s) JMP addr Description Operation Affected flag(s)	Data in the tor. The condition of the tor. The condition of the torus of torus of the torus of the torus of t	e specified ontents of n]+1 PDF  mp am counter bassed to r PDF  PDF	data mem         the data m         OV	remory is include the mory remory remore the remory remore the remore the remore the remore the removal of the remova	AC	c
Description Operation Affected flag(s) JMP addr Description Operation Affected flag(s) MOV A,[m] Description	Data in the tor. The control is precedure of the program of the p	e specified ontents of n]+1 PDF  mp am counter bassed to r PDF  PDF	data mem         the data m         OV	remory is include the mory remory remore the remory remore the remore the remore the remore the removal of the remova	AC	c
Description Operation Affected flag(s) JMP addr Description Operation Affected flag(s) MOV A,[m] Description Operation	Data in the tor. The condition of the tor. The condition of the torus of torus of the torus of the torus of t	e specified ontents of n]+1 PDF 	data mem         the data m         OV	remory is include the mory remory remore the remory remore the remore the remore the remore the removal of the remova	AC	c
Description Operation Affected flag(s) JMP addr Description Operation Affected flag(s)	Data in the tor. The control is proceeding proceeding process of the program of	e specified ontents of n]+1 PDF 	data mem         the data m         OV	remory is include the mory remory remore the remory remore the remore the remore the remore the removal of the remova	AC	c
Description Operation Affected flag(s) JMP addr Description Operation Affected flag(s) MOV A,[m] Description Operation	Data in the tor. The control is proceeding proceeding process of the program of	e specified ontents of n]+1 PDF 	data mem         the data m         OV	remory is include the mory remory remore the remory remore the remore the remore the remore the removal of the remova	AC	c





MOV A,x	Move imm	rediate da	ita to the a	ccumulato	r	
Description			ified by the			the accu
Operation	ACC $\leftarrow$ x		5			
Affected flag(s)						
	то	PDF	OV	Z	AC	С
			_			
MOV [m],A	Move the	accumula	tor to data	memory		
Description	The conte memories		accumulat	or are cop	ied to the	specified
Operation	[m] ←AC0	C				
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
		_	_	_	—	
NOP	No operat	ion				
Description	No operat	ion is per	formed. Ex	ecution co	ontinues w	ith the n
Operation	$PC \gets PC$	+1				
Affected flag(s)						
	то	PDF	OV	Z	AC	С
			_			
JR A,[m]	Logical O	R accumu	lator with o	data memo	ory	
	-		llator with o lator and t		•	emory (c
	Data in th	e accumu		he specifie	ed data me	
Description	Data in th	e accumu wise logic	lator and t al_OR ope	he specifie	ed data me	
Description	Data in th form a bit	e accumu wise logic	lator and t al_OR ope	he specifie	ed data me	
peration	Data in th form a bit	e accumu wise logic	lator and t al_OR ope	he specifie	ed data me	
eration	Data in th form a bit ACC $\leftarrow$ A	e accumu wise logic CC "OR"	lator and t al_OR ope [m]	he specifie ration. Th	ed data me e result is	stored in
Description Operation (ffected flag(s)	Data in th form a bit ACC ← A	e accumu wise logic: CC "OR" PDF	lator and t al_OR ope [m]	he specifi∉ ration. The Z √	AC	stored in
Description Deeration Affected flag(s)	Data in th form a bitt ACC ← A TO Logical O Data in th	e accumu wise logic: CC "OR" PDF 	lator and t al_OR ope [m] OV	the specifie ration. The Z √ the accur	AC	C
Description Departion Iffected flag(s) DR A,x Description	Data in th form a bitt ACC ← A TO Logical O Data in th	e accumu wise logic: CC "OR" PDF R immedia e accumu t is stored	lator and t al_OR ope [m] OV ate data to alator and t in the acc	the specifie ration. The Z √ the accur	AC	C
Description Operation Affected flag(s) <b>DR A,x</b> Description Operation	Data in th form a bit ACC ← A TO Logical O Data in th The result	e accumu wise logic: CC "OR" PDF R immedia e accumu t is stored	lator and t al_OR ope [m] OV ate data to alator and t in the acc	the specifie ration. The Z √ the accur	AC	C
Description Operation Affected flag(s) <b>DR A,x</b> Description Operation	Data in th form a bit ACC ← A TO Logical O Data in th The result	e accumu wise logic: CC "OR" PDF R immedia e accumu t is stored	lator and t al_OR ope [m] OV ate data to alator and t in the acc	the specifie ration. The Z √ the accur	AC	C
Description Operation Affected flag(s) OR A,x Description	Data in th form a bit ACC $\leftarrow$ A TO Logical O Data in th The result ACC $\leftarrow$ A	e accumu wise logic CC "OR" PDF R immedia le accumu t is stored CC "OR"	lator and t al_OR ope [m] OV ate data to ate data to alator and t in the accur x	the specific ration. The Z √ the accur the specifi umulator. Z	AC AC Mulator ed data po	C C erform a
escription peration ffected flag(s) <b>R A,x</b> escription peration	Data in th form a bit ACC $\leftarrow$ A TO Logical O Data in th The result ACC $\leftarrow$ A	e accumu wise logic CC "OR" PDF R immedia le accumu t is stored CC "OR"	lator and t al_OR ope [m] OV ate data to ate data to alator and t in the accur x	the specifie ration. The Z √ the accur the specifi umulator.	AC AC Mulator ed data po	C C erform a
escription beration fected flag(s) <b>R A,x</b> escription beration fected flag(s)	Data in th form a bit ACC $\leftarrow$ A TO Logical O Data in th The result ACC $\leftarrow$ A	e accumu wise logic CC "OR" PDF — R immedia e accumu t is stored CC "OR" PDF —	lator and t al_OR ope [m] OV ate data to ate data to alator and t in the accur x	the specific ration. The Z  the accur the specifi umulator. Z 	AC AC AC AC AC AC AC AC	C C erform a
escription peration ffected flag(s) <b>R A,x</b> escription peration ffected flag(s)	Data in th form a bit $ACC \leftarrow A$ TO Logical O Data in th The result $ACC \leftarrow A$ TO TO Logical O Data in th	e accumu wise logic: CC "OR" PDF — R immedia e accumu t is stored CC "OR" PDF — R data me ne data me	lator and t al_OR ope [m] OV ate data to ate data to alator and t in the accur x OV	the accur the accur the specific umulator. Z  the accur the accur	AC AC AC AC AC AC AC AC AC AC AC AC AC	C C C C C C C C C C C C C C C C C C C
escription peration fected flag(s) <b>R A,x</b> escription fected flag(s) <b>RM A,[m]</b> escription	Data in th form a bit $ACC \leftarrow A$ TO Logical O Data in th The result $ACC \leftarrow A$ TO Logical O Data in th bitwise log	e accumu wise logic: CC "OR" PDF R immedia e accumu t is stored CC "OR" PDF R data me ne data me	lator and t al_OR ope [m] OV ate data to alator and t in the accur x OV emory with semory (or operation.	the accur the accur the specific umulator. Z  the accur the accur	AC AC AC AC AC AC AC AC AC AC AC AC AC	C C C C C C C C C C C C C C C C C C C
escription peration ffected flag(s) <b>R A,x</b> escription peration ffected flag(s) <b>RM A,[m]</b> escription peration	Data in th form a bit $ACC \leftarrow A$ TO Logical O Data in th The result $ACC \leftarrow A$ TO TO Logical O Data in th	e accumu wise logic: CC "OR" PDF R immedia e accumu t is stored CC "OR" PDF R data me ne data me	lator and t al_OR ope [m] OV ate data to alator and t in the accur x OV emory with semory (or operation.	the accur the accur the specific umulator. Z  the accur the accur	AC AC AC AC AC AC AC AC AC AC AC AC AC	C C C C C C C C C C C C C C C C C C C
OR A,[m] Description Operation Affected flag(s) OR A,x Description Operation Affected flag(s) ORM A,[m] Description Operation Affected flag(s)	Data in th form a bit $ACC \leftarrow A$ TO Logical O Data in th The result $ACC \leftarrow A$ TO Logical O Data in th bitwise log	e accumu wise logic: CC "OR" PDF R immedia e accumu t is stored CC "OR" PDF R data me ne data me	lator and t al_OR ope [m] OV ate data to alator and t in the accur x OV emory with semory (or operation.	the accur the accur the specific umulator. Z  the accur the accur	AC AC AC AC AC AC AC AC AC AC AC AC AC	C C C C C C C C C C C C C C C C C C C





RET	Return fro	m subrou	tine							
Description	The progr			ed from th	e stack. T	his is a 2-				
Operation	PC ← Sta	ck								
Affected flag(s)										
	ТО	PDF	OV	Z	AC	С				
	_	_	_	_		_				
				1						
RET A,x	Return an									
Description	The program counter is restored from the stack and the accumulator loaded with the sp fied 8-bit immediate data.									
Operation	$PC \leftarrow Sta$	ck								
	$ACC \leftarrow x$									
Affected flag(s)										
	ТО	PDF	OV	Z	AC	С				
		—	_			—				
RETI	Return fro	m interrup	ot							
Description	The progr			ed from th	e stack, ar	nd interrup				
	EMI bit. E									
Operation	$PC \leftarrow Sta$	ick								
	EMI ← 1									
Affected flag(s)										
	ТО	PDF	OV	Z	AC	C				
		—	_			—				
RL [m]	Rotate da	ta memor	v left							
Description	The conte		-	ata memo	ry are rota	ted 1 bit le				
Operation	[m].(i+1) ∢				-					
-	[m].0 ← [r					- /				
Affected flag(s)										
	то	PDF	OV	Z	AC	С				
RLA [m]	Rotate da									
Description	Data in the rotated re	•								
Operation	ACC.(i+1)									
- 1	ACC.((++)					5 0)				
Affected flag(s)										
	то	PDF	OV	Z	AC	С				
	_	_		_						
				1	1	L				

			Prel	imina	ary		HT48E
RLC [m]	Rotate da	ta memory	y left throu	gh carry			
Description						carry flag are r d into the bit 0	otated 1 bit left. Bit 7 r position.
Operation	[m].(i+1) ∢ [m].0 ← C C ← [m]. <sup>*</sup>	;	].i:bit i of tł	ne data m	emory (i=0	I~6)	
Affected flag(s)							
	то —	PDF	0V	Z	AC	C √	
RLCA [m]	Pototo lof	t through a	orn and r		It in the ea	cumulator	
Description	Data in the carry bit a	e specified nd the orig	data mem ginal carry	ory and th flag is rota	e carry flag ited into bi	g are rotated 1 I	bit left. Bit 7 replaces the rotated result is store nchanged.
Operation	ACC.(i+1) ACC.0 ← C ← [m]. <sup>-</sup>	С	m].i:bit i of	the data r	memory (i=	=0~6)	
Affected flag(s)							
	то	PDF	OV	Z	AC	С	
		_	_	_	_	$\checkmark$	
RR [m]	Rotate da	ta memor	/ right				
 Description		-					
บธรรมมุแบบ	The conte	nts of the s	specified d	ata memo	ry are rotal	ed 1 bit right wi	th bit 0 rotated to bit 7.
·		n].(i+1); [m	specified d		-	-	th bit 0 rotated to bit 7.
Operation	[m].i ← [m	n].(i+1); [m			-	-	th bit 0 rotated to bit 7.
Operation	[m].i ← [m	n].(i+1); [m			-	-	th bit 0 rotated to bit 7.
Operation	[m].i ← [m [m].7 ← [r	n].(i+1); [m n].0	].i:bit i of tł	ne data m	emory (i=0	I~6)	th bit 0 rotated to bit 7.
Operation Affected flag(s)	[m].i ← [m [m].7 ← [r 	ı].(i+1); [m n].0 PDF	].i:bit i of th OV	ne data mo	AC	I~6)	th bit 0 rotated to bit 7.
Operation Affected flag(s) RRA [m]	[m].i ← [m [m].7 ← [r TO 	n].(i+1); [m n].0 PDF 	).i:bit i of th OV 	Z 	AC AC mulator ated 1 bit r	C ight with bit 0 m	th bit 0 rotated to bit 7. otated into bit 7, leavir ory remain unchanged
Operation Affected flag(s) <b>RRA [m]</b> Description	[m].i ← [m [m].7 ← [r TO Rotate rig Data in the	n].(i+1); [m n].0 PDF ht and pla e specified d result in t - [m].(i+1);	).i:bit i of th OV 	z  n the accu nory is rota ulator. The	AC AC mulator ated 1 bit r contents o	C C ight with bit 0 rd	otated into bit 7, leavir
Operation Affected flag(s) <b>RRA [m]</b> Description Operation	[m].i ← [m [m].7 ← [r TO Rotate rig Data in the the rotated ACC.(i) ←	n].(i+1); [m n].0 PDF ht and pla e specified d result in t - [m].(i+1);	OV OV ce result ir d data men he accumu	z  n the accu nory is rota ulator. The	AC AC mulator ated 1 bit r contents o	C C ight with bit 0 rd	otated into bit 7, leavir
Operation Affected flag(s) <b>RRA [m]</b> Description Operation	[m].i ← [m [m].7 ← [r TO Rotate rig Data in the the rotated ACC.(i) ←	n].(i+1); [m n].0 PDF ht and pla e specified d result in t - [m].(i+1);	OV OV ce result ir d data men he accumu	z  n the accu nory is rota ulator. The	AC AC mulator ated 1 bit r contents o	C C ight with bit 0 rd	otated into bit 7, leavir
Operation Affected flag(s) RRA [m] Description Operation	[m].i ← [m [m].7 ← [r TO Rotate rig Data in the the rotated ACC.(i) ← ACC.7 ←	n].(i+1); [m n].0 PDF 	OV OV ce result ir d data men he accumu [m].i:bit i d	z  n the accu nory is rota ulator. The of the data	AC AC mulator ated 1 bit r contents o	C C ight with bit 0 m of the data mem (i=0~6)	otated into bit 7, leavir
Operation Affected flag(s) <b>RRA [m]</b> Description Operation Affected flag(s)	$[m].i \leftarrow [m]$ $[m].7 \leftarrow [n]$ $TO$ $$ Rotate rig Data in the the rotated ACC.(i) \leftarrow ACC.7 \leftarrow $TO$ $$	I].(i+1); [m n].0 PDF —— ht and pla e specified d result in t - [m].(i+1); [m].0 PDF ——	).i:bit i of th OV 	The data more da	AC AC mulator ated 1 bit r contents o	C C ight with bit 0 m of the data mem (i=0~6)	otated into bit 7, leavir
Operation Affected flag(s) RRA [m] Description Operation Affected flag(s) RRC [m]	[m].i ← [m [m].7 ← [r TO - Rotate rig Data in the the rotated ACC.(i) ← ACC.7 ← TO - Rotate da	I].(i+1); [m n].0 PDF ht and pla e specified d result in t - [m].(i+1); [m].0 PDF 	J.i:bit i of th OV ce result in d data men he accumu [m].i:bit i o OV	z The data mo Z The accu nory is rota ulator. The of the data Z  ugh carry	AC	C ight with bit 0 m of the data mem (i=0~6) C	otated into bit 7, leavir
Operation Affected flag(s) RRA [m] Description Operation Affected flag(s) RRC [m]	[m].i ← [m [m].7 ← [n TO - Rotate rig Data in the the rotated ACC.(i) ← ACC.7 ← TO - Rotate da The conte	n].(i+1); [m n].0 PDF ht and pla e specified d result in t - [m].(i+1); [m].0 PDF 	J.i:bit i of th OV 	z The data more z Lator. The of the data z Lator data mem	AC A	C ight with bit 0 m of the data mem (i=0~6) C — ne carry flag ar	otated into bit 7, leavir lory remain unchanged
Operation Affected flag(s) RRA [m] Description Operation Affected flag(s) RRC [m] Description	$[m].i \leftarrow [m]$ $[m].7 \leftarrow [n]$ $TO$ $-$ Rotate rig Data in the rotated ACC.(i) \leftarrow ACC.7 ← $TO$ $-$ Rotate da The conte right. Bit C	I].(i+1); [m n].0 PDF ht and pla e specified d result in t - [m].(i+1); [m].0 PDF ta memory ents of the p replaces I].(i+1); [m	J.i:bit i of th OV 	z  n the accu nory is rota lator. The of the data Z  ugh carry data mem jit; the orig	AC A	C ight with bit 0 m of the data mem (i=0~6) C C ne carry flag ar flag is rotated	otated into bit 7, leavir lory remain unchanged
Operation Affected flag(s) <b>RRA [m]</b> Description Operation Affected flag(s) <b>RRC [m]</b> Description Operation	$[m].i \leftarrow [m]$ $[m].7 \leftarrow [n]$ $[m].7 \leftarrow [n]$ $[m].7 \leftarrow [n]$ $[m].a \leftarrow [n]$ $[m].i \leftarrow [n]$ $[m].i \leftarrow [n]$	I].(i+1); [m n].0 PDF ht and pla e specified d result in t - [m].(i+1); [m].0 PDF ta memory ents of the p replaces I].(i+1); [m	J.i:bit i of th OV — ce result ir d data men he accumu [m].i:bit i o OV — y right thro specified the carry b	z  n the accu nory is rota lator. The of the data Z  ugh carry data mem jit; the orig	AC A	C ight with bit 0 m of the data mem (i=0~6) C C ne carry flag ar flag is rotated	otated into bit 7, leavir ory remain unchanged
Description Operation Affected flag(s) <b>RRA [m]</b> Description Operation Affected flag(s) <b>RRC [m]</b> Description Operation Affected flag(s)	$[m].i \leftarrow [m]$ $[m].7 \leftarrow [n]$ $[m].7 \leftarrow [n]$ $[m].7 \leftarrow [n]$ $[m].a \leftarrow [n]$ $[m].i \leftarrow [n]$ $[m].i \leftarrow [n]$	I].(i+1); [m n].0 PDF ht and pla e specified d result in t - [m].(i+1); [m].0 PDF ta memory ents of the p replaces I].(i+1); [m	J.i:bit i of th OV — ce result ir d data men he accumu [m].i:bit i o OV — y right thro specified the carry b	z  n the accu nory is rota lator. The of the data Z  ugh carry data mem jit; the orig	AC A	C ight with bit 0 m of the data mem (i=0~6) C C ne carry flag ar flag is rotated	otated into bit 7, leavir lory remain unchanged

	Preliminary	HT48E5
RRCA [m]	Rotate right through carry and place result in the accumulator	
Description	Data of the specified data memory and the carry flag are rotated 1 b the carry bit and the original carry flag is rotated into the bit 7 position stored in the accumulator. The contents of the data memory remain	. The rotated result
Operation	ACC.i $\leftarrow$ [m].(i+1); [m].i:bit i of the data memory (i=0~6) ACC.7 $\leftarrow$ C C $\leftarrow$ [m].0	
Affected flag(s)		
	TO PDF OV Z AC C	
SBC A,[m]	Subtract data memory and carry from the accumulator	
Description	The contents of the specified data memory and the complement of the tracted from the accumulator, leaving the result in the accumulator.	ne carry flag are su
Operation	$ACC \leftarrow ACC+[\overline{m}]+C$	
Affected flag(s)		
	TO PDF OV Z AC C	
SBCM A,[m]	Subtract data memory and carry from the accumulator	
Description	The contents of the specified data memory and the complement of the tracted from the accumulator, leaving the result in the data memory.	
Operation	[m] ← ACC+[m]+C	
Affected flag(s)		
	TO PDF OV Z AC C	
	Skip if decrement data memory is 0	
SDZ [m]		
	The contents of the specified data memory are decremented by 1. If the instruction is skipped. If the result is 0, the following instruction, fetch instruction execution, is discarded and a dummy cycle is replaced to g tion (2 cycles). Otherwise proceed with the next instruction (1 cycle)	ed during the curre get the proper instru
Description	The contents of the specified data memory are decremented by 1. If the instruction is skipped. If the result is 0, the following instruction, fetch instruction execution, is discarded and a dummy cycle is replaced to g	ed during the curre get the proper instru
Description Operation	The contents of the specified data memory are decremented by 1. If the instruction is skipped. If the result is 0, the following instruction, fetch instruction execution, is discarded and a dummy cycle is replaced to g tion (2 cycles). Otherwise proceed with the next instruction (1 cycle)	ed during the curre get the proper instru
Description Operation	The contents of the specified data memory are decremented by 1. If the instruction is skipped. If the result is 0, the following instruction, fetch instruction execution, is discarded and a dummy cycle is replaced to g tion (2 cycles). Otherwise proceed with the next instruction (1 cycle)	ed during the curre get the proper instru
Description Operation	The contents of the specified data memory are decremented by 1. If the instruction is skipped. If the result is 0, the following instruction, fetch instruction execution, is discarded and a dummy cycle is replaced to g tion (2 cycles). Otherwise proceed with the next instruction (1 cycle) Skip if ([m]–1)=0, [m] $\leftarrow$ ([m]–1)	ed during the curre get the proper instru
Description Operation Affected flag(s)	The contents of the specified data memory are decremented by 1. If the instruction is skipped. If the result is 0, the following instruction, fetch instruction execution, is discarded and a dummy cycle is replaced to g tion (2 cycles). Otherwise proceed with the next instruction (1 cycle) Skip if ([m]–1)=0, [m] $\leftarrow$ ([m]–1)	ed during the curre get the proper instru
Description Operation Affected flag(s)	The contents of the specified data memory are decremented by 1. If the instruction is skipped. If the result is 0, the following instruction, fetch instruction execution, is discarded and a dummy cycle is replaced to get tion (2 cycles). Otherwise proceed with the next instruction (1 cycle) Skip if ([m]–1)=0, [m] $\leftarrow$ ([m]–1) TO PDF OV Z AC C	he result is 0, the ne data memory remain the current instruction
Description Deration Affected flag(s) SDZA [m] Description	The contents of the specified data memory are decremented by 1. If the instruction is skipped. If the result is 0, the following instruction, fetch instruction execution, is discarded and a dummy cycle is replaced to get tion (2 cycles). Otherwise proceed with the next instruction (1 cycle) Skip if ([m]–1)=0, [m] $\leftarrow$ ([m]–1) TO  PDF  OV  Z  AC  C $$	he result is 0, the ne data memory remain the current instruction
Description Operation Affected flag(s) SDZA [m] Description	The contents of the specified data memory are decremented by 1. If the instruction is skipped. If the result is 0, the following instruction, fetch instruction execution, is discarded and a dummy cycle is replaced to get tion (2 cycles). Otherwise proceed with the next instruction (1 cycle) Skip if ([m]–1)=0, [m] $\leftarrow$ ([m]–1) TO  PDF  OV  Z  AC  C $$	he result is 0, the ne data memory remain the current instruction
SDZ [m] Description Operation Affected flag(s) SDZA [m] Description Operation Affected flag(s)	The contents of the specified data memory are decremented by 1. If the instruction is skipped. If the result is 0, the following instruction, fetch instruction execution, is discarded and a dummy cycle is replaced to get tion (2 cycles). Otherwise proceed with the next instruction (1 cycle) Skip if ([m]–1)=0, [m] $\leftarrow$ ([m]–1) TO  PDF  OV  Z  AC  C $$	he result is 0, the ne data memory remain the current instruction



SET [m]	Set data ı	memory					
Description	Each bit o	of the spec	ified data	memory is	set to 1.		
Operation	[m] ← FF	н					
Affected flag(s)							
	ТО	PDF	OV	Z	AC	С	
		_				_	
SET [m]. i	Set bit of	data mem	orv				
Description		e specified	•	orv is set	to 1.		
Operation	[m].i ← 1			,			
Affected flag(s)	[m].i ← i						
Allected hag(3)	то	PDF	OV	Z	AC	С	
				2		0	
		_					
SIZ [m]	Skip if inc	rement da	ta memory	y is 0			
Description	The conte	ents of the	specified o	data memo	ory are inc	remented b	by 1. If the result is 0, the fol-
	-			-			ecution, is discarded and a
		ycle is repl	0	et the prop	er instruc	tion (2 cycl	les). Otherwise proceed with
Operation		n]+1)=0, [n		1)			
Affected flag(s)		ıj · ı )=0, [lı	ı] ← ([iii] i	1)			
Allected lidg(s)	ТО	PDF	OV	Z	AC	С	
	ТО			2	AC	C	
				_			
SIZA [m]	Incremen	t data mer	nory and p	lace resul	t in ACC,	skip if 0	
Description	The conte	ents of the	specified d	lata memo	ry are incr	emented b	by 1. If the result is 0, the next
							ulator. The data memory re-
		-			-		fetched during the current in- replaced to get the proper
						-	iction (1 cycle).
Operation		n]+1)=0, A					
Affected flag(s)		. <b>,</b> ., .,		.,			
/	ТО	PDF	OV	Z	AC	C	
						0	
						_	
SNZ [m].i	Skip if bit	i of the da	ta memory	/ is not 0			
Description	If bit i of th	e specified	d data men	nory is not	0, the nex	t instruction	n is skipped. If bit i of the data
	-		-			-	current instruction execution,
		ed and a d eed with th		-	-	the proper	instruction (2 cycles). Other-
Operation	Skip if [m				5,0107.		
	Svih II [III]	J.i≁U					
Affected flag(s)	то		01/	7	10	6	
	ТО	PDF	OV	Z	AC	С	
		—					





Subtract	data memo	bry from th	e accumu	lator		
			subtracted	l from the c	contents of the	accumulator, leaving
$ACC \leftarrow A$	CC+[m]+1					
то	PDF	OV	Z	AC	С	
		$\checkmark$	$\checkmark$	V	$\checkmark$	
Subtract	data memo	ory from th	e accumu	lator		
			subtracted	l from the c	contents of the	accumulator, leaving
$[m] \leftarrow AC$	C+[m]+1					
то	PDF	OV	Z	AC	С	
_	_	~		√	$\checkmark$	
Subtract i	mmediate	data from	the accur	nulator		
Thoimme	diata data	specified l	ay the cod	o io cubtro	atod from the c	contants of the accur
			-			ontents of the accun
	-					
то		0)/	7	10	0	
10	PDF				-	
	_	V			$\checkmark$	
Swan nih	hles within	the data r	nemorv			
				the specif	ied data mem	ony (1 of the data my
		-		the speci		Siy (1 of the data me
	-					
[iii].o [iii]	.• 、 / [m]./	[11].7				
ТО	PDF	OV	Z	AC	С	
_	_					
Swap dat	a memory	and place	result in t	he accum	ulator	
	-					ry are interchanged.
		-		•		
ACC.3~A	CC.0 ← [n	n].7~[m].4				
	CC.4 ← [n					
	-					
ТО	PDF	OV	7	AC	С	
ТО	PDF	OV	Z	AC	С	
	The speci result in the ACC $\leftarrow$ A TO 	The specified data m result in the accumu ACC $\leftarrow$ ACC+[m]+1 TO PDF 	The specified data memory is a result in the accumulator. $ACC \leftarrow ACC+[\overline{m}]+1$ $\boxed{TO  PDF  OV}$ $\boxed{   }$ Subtract data memory from the The specified data memory is a result in the data memory. $[m] \leftarrow ACC+[\overline{m}]+1$ $\boxed{TO  PDF  OV}$ $\boxed{   }$ Subtract immediate data from The immediate data specified tor, leaving the result in the act ACC $\leftarrow ACC+\overline{x}+1$ $\boxed{TO  PDF  OV}$ $\boxed{   }$ Swap nibbles within the data memory is a result in the data memory. $[m].3~[m].0 \leftrightarrow [m].7~[m].4$ $\boxed{TO  PDF  OV}$ $\boxed{ }$ Swap data memory and place The low-order and high-order or t	The specified data memory is subtracted result in the accumulator. $ACC \leftarrow ACC + [\overline{m}] + 1$ $\boxed{TO  PDF  OV  Z}$ $\boxed{     }$ Subtract data memory from the accumuted the specified data memory is subtracted result in the data memory. $[m] \leftarrow ACC + [\overline{m}] + 1$ $\boxed{TO  PDF  OV  Z}$ $\boxed{     }$ Subtract immediate data from the accure the immediate data specified by the cod tor, leaving the result in the accumulator ACC $\leftarrow ACC + \overline{x} + 1$ $\boxed{TO  PDF  OV  Z}$ $\boxed{     }$ Swap nibbles within the data memory The low-order and high-order nibbles of ries) are interchanged. $[m].3 \sim [m].0 \leftrightarrow [m].7 \sim [m].4$ $\boxed{TO  PDF  OV  Z}$ $\boxed{  }$ Swap data memory and place result in the the taccumulator. The context is the accumulator. The context is the accumulator. The context is the accumulator the data memory the low-order and high-order nibbles of ries) are interchanged. $[m].3 \sim [m].0 \leftrightarrow [m].7 \sim [m].4$	result in the accumulator. $ACC \leftarrow ACC+[\overline{m}]+1$ $\boxed{TO  PDF  OV  Z  AC}$ $ $	The specified data memory is subtracted from the contents of the result in the accumulator. $ACC \leftarrow ACC+[\overline{m}]+1$ $\boxed{TO  PDF  OV  Z  AC  C}{\ \sqrt{\sqrt{\sqrt{\sqrt{\sqrt{\sqrt{\sqrt{\sqrt{\sqrt{\sqrt{\sqrt{\sqrt{\sqrt{\sqrt{\sqrt{\sqrt$



SZ [m]	Skip if dat	ta memor	/ IS U					
Description	If the contents of the specified data memory are 0, the following instruction, fetched durin the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle).							
Operation	Skip if [m]	=0						
Affected flag(s)								
	то	PDF	OV	Z	AC	С		
			_		_	_		
SZA [m]	Move data	a memory	to ACC, s	kip if 0				
Description	0, the follo and a dun	owing inst nmy cycle	ruction, fe	tched duri d to get the	ng the cur	rent instru	ccumulator. If the ction execution, is 2 cycles). Otherw	s discar
Operation	Skip if [m]	=0						
Affected flag(s)								
	то	PDF	OV	Z	AC	С		
	_	_	_		_	_		
		1		I				
	<u> </u>	; of the de	ta memor	is 0				
	•				he followin	ig instructio	on, fetched during	the cur
SZ [m].i Description Operation	If bit i of th instructior	e specifie n executio cles). Othe	d data mer	nory is 0, t ded and a	dummy cy	cle is repla	ced to get the pro	
Description	If bit i of th instructior tion (2 cyc	e specifie n executio cles). Othe	d data mer n, is discar	nory is 0, t ded and a	dummy cy	cle is repla	ced to get the pro	
Description	If bit i of th instructior tion (2 cyc	e specifie n executio cles). Othe	d data mer n, is discar	nory is 0, t ded and a	dummy cy	cle is repla	ced to get the pro	
Description	If bit i of th instructior tion (2 cyc Skip if [m]	e specifie n executio cles). Othe l.i=0	d data mer n, is discar erwise prod	nory is 0, t ded and a ceed with	dummy cy the next in	rcle is repla	ced to get the pro	
Description	If bit i of th instructior tion (2 cyc Skip if [m] TO	e specifie n executio cles). Othe l.i=0 PDF	d data mer n, is discar erwise prod	nory is 0, t ded and a ceed with Z	dummy cy the next in AC	Cle is repla struction ( C	ced to get the pro 1 cycle).	
Description Operation Affected flag(s)	If bit i of th instruction tion (2 cyo Skip if [m] TO  Move the The low b	e specifie n executio cles). Othe l.i=0 PDF 	d data mer n, is discar erwise prod OV  e (current M code (cu	rrent page) to 1	dummy cy the next in AC BLH and a) addresso	Cle is repla struction ( C data memory ed by the ta	ced to get the pro 1 cycle).	perins
Description Operation Affected flag(s)	If bit i of th instruction tion (2 cyc Skip if [m] TO — Move the The low b to the spe [m] $\leftarrow$ RC	e specifie n executio cles). Othe l.i=0 PDF ROM cod yte of ROI scified data	d data mer n, is discar erwise prod OV e (current M code (cu a memory	rory is 0, t ded and a ceed with Z page) to 7 rrent page and the hi	dummy cy the next in AC BLH and a) addresso	Cle is repla struction ( C data memory ed by the ta	ced to get the pro 1 cycle). Dry able pointer (TBL	perins
Description Operation Affected flag(s) TABRDC [m] Description	If bit i of th instruction tion (2 cyc Skip if [m] TO — Move the The low b to the spe [m] $\leftarrow$ RC	e specifie n executio cles). Othe l.i=0 PDF ROM cod yte of ROI scified data	d data mer n, is discar erwise prod OV e (current M code (cu a memory ow byte)	rory is 0, t ded and a ceed with Z page) to 7 rrent page and the hi	dummy cy the next in AC BLH and a) addresso	Cle is repla struction ( C data memory ed by the ta	ced to get the pro 1 cycle). Dry able pointer (TBL	perins
Description Operation Affected flag(s) TABRDC [m] Description Operation	If bit i of th instruction tion (2 cyc Skip if [m] TO — Move the The low b to the spe [m] $\leftarrow$ RC	e specifie n executio cles). Othe l.i=0 PDF ROM cod yte of ROI scified data	d data mer n, is discar erwise prod OV e (current M code (cu a memory ow byte)	rory is 0, t ded and a ceed with Z page) to 7 rrent page and the hi	dummy cy the next in AC BLH and a) addresso	Cle is repla struction ( C data memory ed by the ta	ced to get the pro 1 cycle). Dry able pointer (TBL	perins
Description Operation Affected flag(s) TABRDC [m] Description Operation	If bit i of th instruction tion (2 cyc Skip if [m] TO — Move the The low b to the spe [m] $\leftarrow$ RC TBLH $\leftarrow$ I	e specifie n executio cles). Othe l.i=0 PDF ROM code yte of ROI ecified data	d data mer n, is discar erwise prod OV e (current M code (cu a memory ow byte) e (high byte	nory is 0, t ded and a ceed with Z page) to 7 rrent page and the hi	dummy cy the next in AC BLH and addresse gh byte tra	Cle is repla struction ( C data memory ed by the ta ansferred t	ced to get the pro 1 cycle). Dry able pointer (TBL	perins
Description Operation Affected flag(s) TABRDC [m] Description Operation	If bit i of th instruction tion (2 cyc Skip if [m] TO — Move the The low b to the spe [m] $\leftarrow$ RC TBLH $\leftarrow$ I	e specifie n executio cles). Othe l.i=0 PDF ROM code yte of ROI ecified data	d data mer n, is discar erwise prod OV e (current M code (cu a memory ow byte) e (high byte	nory is 0, t ded and a ceed with Z page) to 7 rrent page and the hi	dummy cy the next in AC BLH and addresse gh byte tra	Cle is repla struction ( C data memory ed by the ta ansferred t	ced to get the pro 1 cycle). Dry able pointer (TBL	perins
Description Operation Affected flag(s) TABRDC [m] Description Operation	If bit i of th instruction tion (2 cyc Skip if [m] TO — Move the The low b to the spe [m] $\leftarrow$ RC TBLH $\leftarrow$ I	e specifie n executio cles). Othe l.i=0 PDF ROM code yte of ROI ecified data DM code (I ROM code PDF	d data mer n, is discar erwise prod OV e (current M code (cu a memory ow byte) e (high byte	rory is 0, t ded and a ceed with Z page) to 7 rrent page and the hi e) Z	AC	Cle is repla struction ( C data memory ed by the ta ansferred t	ced to get the pro 1 cycle). Dry able pointer (TBL	perins
Description Operation Affected flag(s) TABRDC [m] Description Operation Affected flag(s)	If bit i of th instruction tion (2 cyc Skip if [m] TO — Move the The low b to the spee [m] $\leftarrow$ RC TBLH $\leftarrow$ I TO — Move the The low b	e specifie n executio cles). Othe i.i=0 PDF ROM cod yte of ROI code (I ROM code PDF PDF ROM cod yte of RO	d data mer n, is discar erwise prod OV e (current M code (cu a memory ow byte) e (high byte OV e (last pag	z page) to T rrrent page and the hi e) z le) to TBL st page) a	AC A	Cle is repla struction ( C data memore ansferred t C C C a memory by the tabl	ced to get the pro 1 cycle). ory able pointer (TBL o TBLH directly.	per ins P) is mo
Description Operation Affected flag(s) TABRDC [m] Description Operation Affected flag(s) TABRDL [m]	If bit i of th instruction tion (2 cyc Skip if [m] TO — Move the The low b to the spee [m] $\leftarrow$ RC TBLH $\leftarrow$ I TO — Move the The low b the data m [m] $\leftarrow$ RC	e specifie n executio cles). Othe l.i=0 PDF ROM cod yte of ROI ecified data M code (I ROM code PDF 	d data mer n, is discar erwise prod OV e (current M code (cu a memory ow byte) e (high byte) e (high byte) e (last pag M code (la nd the high	rory is 0, t ded and a ceed with Z page) to 7 rrent page and the hi e) Z e) z e) to TBL st page) a byte tran	AC A	Cle is repla struction ( C data memore ansferred t C C C a memory by the tabl	ced to get the pro 1 cycle). ory able pointer (TBL o TBLH directly.	per ins P) is mo
Description Operation Affected flag(s) TABRDC [m] Description Operation Affected flag(s) TABRDL [m] Description	If bit i of th instruction tion (2 cyc Skip if [m] TO — Move the The low b to the spee [m] $\leftarrow$ RC TBLH $\leftarrow$ I TO — Move the The low b the data m [m] $\leftarrow$ RC	e specifie n executio cles). Othe l.i=0 PDF ROM cod yte of ROI ecified data M code (I ROM code PDF 	d data mer n, is discar erwise prov OV e (current M code (cu a memory ow byte) e (high byte) e (high byte) e (last pag M code (la nd the high ow byte)	rory is 0, t ded and a ceed with Z page) to 7 rrent page and the hi e) Z e) z e) to TBL st page) a byte tran	AC A	Cle is repla struction ( C data memore ansferred t C C C a memory by the tabl	ced to get the pro 1 cycle). ory able pointer (TBL o TBLH directly.	per ins P) is mo
Description Operation Affected flag(s) TABRDC [m] Description Operation Affected flag(s) TABRDL [m] Description Operation	If bit i of th instruction tion (2 cyc Skip if [m] TO — Move the The low b to the spee [m] $\leftarrow$ RC TBLH $\leftarrow$ I TO — Move the The low b the data m [m] $\leftarrow$ RC	e specifie n executio cles). Othe l.i=0 PDF ROM cod yte of ROI ecified data M code (I ROM code PDF 	d data mer n, is discar erwise prov OV e (current M code (cu a memory ow byte) e (high byte) e (high byte) e (last pag M code (la nd the high ow byte)	rory is 0, t ded and a ceed with Z page) to 7 rrent page and the hi e) Z e) z e) to TBL st page) a byte tran	AC A	Cle is repla struction ( C data memore ansferred t C C C a memory by the tabl	ced to get the pro 1 cycle). ory able pointer (TBL o TBLH directly.	per ins P) is mo



XOR A,[m]	Logical XOR accumulator with data memory					
Description			lator and th and the res			
Operation	ACC $\leftarrow$ A	CC "XOR	" [m]			
Affected flag(s)						
	то	PDF	OV	Z	AC	С
	_	_	_			
XORM A,[m]	Logical X	OR data n	nemory with	n the accu	umulator	
Description			d data mer The result			•
Operation	[m] ← AC	C "XOR"	[m]			
Affected flag(s)						
	то	PDF	OV	Z	AC	С
		_			_	
XOR A,x	Logical X	OR immer	liate data te	the accu	mulator	
AUR A,X	Logical A				inulator	
Description	Data in th	e accumul	ator and the s stored in	e specifie	d data perf	
	Data in th eration. T	e accumul	ator and the s stored in	e specifie	d data perf	
Description	Data in th eration. T	e accumul he result i	ator and the s stored in	e specifie	d data perf	

 $\sqrt{}$ 

\_\_\_\_

\_\_\_\_


\_\_\_\_


\_\_\_\_



# Package Information

28-pin SKDIP (300mil) Outline Dimensions








Symbol	Dimensions in mil			
Symbol	Min.	Nom.	Max.	
A	1375	—	1395	
В	278	—	298	
С	125		135	
D	125	_	145	
E	16	_	20	
F	50	_	70	
G	_	100	—	
Н	295		315	
I	330	—	375	
α	0°		15°	

### 28-pin SOP (300mil) Outline Dimensions






Symbol	Dimensions in mil			
Symbol	Min.	Nom.	Max.	
А	394	_	419	
В	290	_	300	
С	14	_	20	
C'	697		713	
D	92	_	104	
E	_	50		
F	4			
G	32	_	38	
н	4		12	
α	0°		10°	



ŧн

48-pin SSOP (300mil) Outline Dimensions




Come had	Dimensions in mil			
Symbol	Min.	Nom.	Max.	
А	395	_	420	
В	291	_	299	
С	8	_	12	
C′	613	_	637	
D	85	_	99	
E	_	25		
F	4	_	10	
G	25	_	35	
Н	4	_	12	
α	<b>0</b> °	_	8°	



# Product Tape and Reel Specifications

## **Reel Dimensions**



### SOP 28W (300mil)


Symbol	Description	Dimensions in mm
А	Reel Outer Diameter	330±1.0
В	Reel Inner Diameter	62±1.5
с	Spindle Hole Diameter	13.0+0.5 _0.2
D	Key Slit Width	2.0±0.5
T1	Space Between Flange	24.8+0.3 -0.2
T2	Reel Thickness	30.2±0.2

### SSOP 48W

Symbol	Description	Dimensions in mm
А	Reel Outer Diameter	330±1.0
В	Reel Inner Diameter	100±0.1
С	Spindle Hole Diameter	13.0+0.5 0.2
D	Key Slit Width	2.0±0.5
T1	Space Between Flange	32.2+0.3 0.2
T2	Reel Thickness	38.2±0.2




# Carrier Tape Dimensions



SOP 28W	(300mil)
---------	----------

Symbol	Description	Dimensions in mm
W	Carrier Tape Width	24.0±0.3
Р	Cavity Pitch	12.0±0.1
E	Perforation Position	1.75±0.1
F	Cavity to Perforation (Width Direction)	11.5±0.1
D	Perforation Diameter	1.5+0.1
D1	Cavity Hole Diameter	1.5+0.25
P0	Perforation Pitch	4.0±0.1
P1	Cavity to Perforation (Length Direction)	2.0±0.1
A0	Cavity Length	10.85±0.1
B0	Cavity Width	18.34±0.1
K0	Cavity Depth	2.97±0.1
t	Carrier Tape Thickness	0.35±0.01
С	Cover Tape Width	21.3



### SSOP 48W

Symbol	Description	Dimensions in mm
w	Carrier Tape Width	32.0±0.3
Р	Cavity Pitch	16.0±0.1
E	Perforation Position	1.75±0.1
F	Cavity to Perforation (Width Direction)	14.2±0.1
D	Perforation Diameter	2.0 Min.
D1	Cavity Hole Diameter	1.5+0.25
P0	Perforation Pitch	4.0±0.1
P1	Cavity to Perforation (Length Direction)	2.0±0.1
A0	Cavity Length	12.0±0.1
B0	Cavity Width	16.20±0.1
K1	Cavity Depth	2.4±0.1
K2	Cavity Depth	3.2±0.1
t	Carrier Tape Thickness	0.35±0.05
С	Cover Tape Width	25.5



#### Holtek Semiconductor Inc. (Headquarters)

No.3, Creation Rd. II, Science Park, Hsinchu, Taiwan Tel: 886-3-563-1999 Fax: 886-3-563-1189 http://www.holtek.com.tw

#### Holtek Semiconductor Inc. (Taipei Sales Office)

4F-2, No. 3-2, YuanQu St., Nankang Software Park, Taipei 115, Taiwan Tel: 886-2-2655-7070 Fax: 886-2-2655-7373 Fax: 886-2-2655-7383 (International sales hotline)

#### Holtek Semiconductor Inc. (Shanghai Sales Office)

7th Floor, Building 2, No.889, Yi Shan Rd., Shanghai, China 200233 Tel: 021-6485-5560 Fax: 021-6485-0313 http://www.holtek.com.cn

#### Holtek Semiconductor Inc. (Shenzhen Sales Office)

43F, SEG Plaza, Shen Nan Zhong Road, Shenzhen, China 518031 Tel:0755-83465589 Fax:0755-83465590 ISDN : 0755-8346559

#### Holtek Semiconductor Inc. (Beijing Sales Office)

Suite 1721, Jinyu Tower, A129 West Xuan Wu Men Street, Xicheng District, Beijing, China 100031 Tel:010-66410030, 66417751, 66417752 Fax:010-66410125

#### Holmate Semiconductor, Inc. (North America Sales Office)

46712 Fremont Blvd., Fremont, CA 94538 Tel: 510-252-9880 Fax: 510-252-9885 http://www.holmate.com

#### Copyright © 2004 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek's products are not authorized for use as critical components in life support devices or systems. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.tw.