

Commercial Temp Industrial Temp

119, 165, & 209 BGA 18Mb Pipelined and Flow Through Synchronous NBT SRAM

250 MHz-133 MHz 2.5 V or 3.3 V V_{DD} 2.5 V or 3.3 V I/O

Features

- NBT (No Bus Turn Around) functionality allows zero wait Read-Write-Read bus utilization; fully pin-compatible with both pipelined and flow through NtRAMTM, NoBLTM and ZBTTM SRAMs
- 2.5 V or 3.3 V +10%/-10% core power supply
- 2.5 V or 3.3 V I/O supply
- User-configurable Pipeline and Flow Through mode
- ZQ mode pin for user-selectable high/low output drive
- IEEE 1149.1 JTAG-compatible Boundary Scan
- On-chip write parity checking; even or odd selectable
- On-chip parity encoding and error detection
- LBO pin for Linear or Interleave Burst mode
- Pin-compatible with 2M, 4M, and 8M devices
- Byte write operation (9-bit Bytes)
- 3 chip enable signals for easy depth expansion
- ZZ Pin for automatic power-down
- JEDEC-standard 119-, 165-, or 209-Bump BGA package

		-250	-225	-200	-166	-150	-133	Unit
Pipeline	t _{KQ}	2.5	2.7	3.0	3.4	3.8	4.0	ns
3-1-1-1	tCycle	4.0	4.4	5.0	6.0	6.7	7.5	ns
	Curr (x18)	280	255	230	200	185	165	mA
3.3 V	Curr (x36)	330	300	270	230	215	190	mΑ
	Curr (x72)	430	395	350	300	270	245	mΑ
	Curr (x18)	275	250	230	195	180	165	mA
2.5 V	Curr (x36)	320	295	265	225	210	185	mΑ
	Curr (x72)	410	380	335	290	260	235	mΑ
Flow	t _{KQ}	5.5	6.0	6.5	7.0	7.5	8.5	ns
Through		E E	6.0	^ F	7.0	7.5	0.5	
2-1-1-1	tCycle	5.5	6.0	6.5	7.0	7.5	8.5	ns
2-1-1-1	Curr (x18)	175	165	160	150	145	135	mA
2-1-1-1 3.3 V	•							
	Curr (x18)	175	165	160	150	145	135	mA
	Curr (x18) Curr (x36)	175 200	165 190	160 180	150 170	145 165	135 150	mA mA
	Curr (x18) Curr (x36) Curr (x72)	175 200 255	165 190 240	160 180 225	150 170 115	145 165 210	135 150 185	mA mA mA

Functional Description

The GS8162Z18(B/D)/36(B/D)/72(C) is an 18Mbit Synchronous Static SRAM. GSI's NBT SRAMs, like ZBT, NtRAM, NoBL or other pipelined read/double late write or flow through read/single late write SRAMs, allow utilization of all available bus bandwidth by eliminating the need to insert deselect cycles when the device is switched from read to write cycles.

Because it is a synchronous device, address, data inputs, and

read/write control inputs are captured on the rising edge of the input clock. Burst order control (LBO) must be tied to a power rail for proper operation. Asynchronous inputs include the Sleep mode enable (ZZ) and Output Enable. Output Enable can be used to override the synchronous control of the output drivers and turn the RAM's output drivers off at any time. Write cycles are internally self-timed and initiated by the rising edge of the clock input. This feature eliminates complex offchip write pulse generation required by asynchronous SRAMs and simplifies input signal timing.

The GS8162Z18(B/D)/36(B/D)/72(C) may be configured by the user to operate in Pipeline or Flow Through mode. Operating as a pipelined synchronous device, in addition to the rising-edge-triggered registers that capture input signals, the device incorporates a rising edge triggered output register. For read cycles, pipelined SRAM output data is temporarily stored by the edge-triggered output register during the access cycle and then released to the output drivers at the next rising edge of clock.

The GS8162Z18(B/D)/36(B/D)/72(C) is implemented with GSI's high performance CMOS technology and is available in a JEDEC-standard 119-bump (x18 & x36), 165-bump (x18 & x36), or 209-bump (x72) BGA package.



GS8162Z72 Pad Out

209-Bump BGA—Top View (Package C)

	1	2	3	4	5	6	7	8	9	10	11
Α	DQG5	DQG1	A13	E2	A14	ADV	A15	E3	A17	DQB1	DQB5
В	DQG6	DQG2	BC	BG	NC	\overline{W}	A16	BB	BF	DQB2	DQB6
С	DQG7	DQG3	BH	BD	NC	Ē1	NC	BE	BA	DQB3	DQB7
D	DQG8	DQG4	V_{SS}	NC	NC	G	NC	NC	V_{SS}	DQB4	DQB8
Е	DQG9	DQC9	V_{DDQ}	$V_{\rm DDQ}$	V_{DD}	V_{DD}	V_{DD}	$V_{\rm DDQ}$	V_{DDQ}	DQF9	DQB9
F	DQC4	DQC8	V_{SS}	V_{SS}	V_{SS}	ZQ	V_{SS}	V_{SS}	V_{SS}	DQF8	DQF4
G	DQC3	DQC7	V_{DDQ}	V_{DDQ}	V_{DD}	MCH	V_{DD}	V_{DDQ}	$V_{\rm DDQ}$	DQF7	DQF3
Н	DQC2	DQC6	V_{SS}	V_{SS}	V_{SS}	MCL	V_{SS}	V_{SS}	V_{SS}	DQF6	DQF2
J	DQC1	DQC5	V_{DDQ}	$V_{\rm DDQ}$	V_{DD}	MCH	V_{DD}	V_{DDQ}	$V_{\rm DDQ}$	DQF5	DQF1
K	NC	NC	CK	NC	V_{SS}	MCL	V_{SS}	NC	NC	NC	NC
L	DQH1	DQH5	V_{DDQ}	V_{DDQ}	V_{DD}	FT	V_{DD}	V_{DDQ}	V_{DDQ}	DQA5	DQA1
М	DQH2	DQH6	V_{SS}	V_{SS}	V_{SS}	MCL	V_{SS}	V_{SS}	V_{SS}	DQA6	DQA2
N	DQH3	DQH7	V_{DDQ}	V_{DDQ}	V_{DD}	MCH	V_{DD}	V_{DDQ}	V_{DDQ}	DQA7	DQA3
Р	DQH4	DQH8	V_{SS}	V_{SS}	V_{SS}	ZZ	V_{SS}	V_{SS}	V_{SS}	DQA8	DQA4
R	DQD9	DQH9	V_{DDQ}	V_{DDQ}	V_{DD}	V_{DD}	V_{DD}	V_{DDQ}	V_{DDQ}	DQA9	DQE9
T	DQD8	DQD4	V_{SS}	NC	NC	LBO	PE	NC	V_{SS}	DQE4	DQE8
U	DQD7	DQD3	NC	A12	NC	A11	NC	A10	NC	DQE3	DQE7
V	DQD6	DQD2	A9	A8	A7	A1	A6	A5	A4	DQE2	DQE6
W	DQD5	DQD1	TMS	TDI	A3	A0	A2	TDO	TCK	DQE1	DQE5

Rev 10

11 x 19 Bump BGA—14 x 22 mm² Body—1 mm Bump Pitch



GS8162Z72 BGA Pin Description

Pin Location	Symbol	Туре	Description
W6, V6	A0, A1	I	Address field LSBs and Address Counter Preset Inputs
W7, W5, V9, V8, V7, V5, V4, V3, U8, U7, U6, U4, A3, A5, A7, B7, A9	An	I	Address Inputs
L11, M11, N11, P11, L10, M10, N10, P10, R10 A10, B10, C10, D10, A11, B11, C11, D11, E11 J1, H1, G1, F1, J2, H2, G2, F2, E2 W2, V2, U2, T2, W1, V1, U1, T1, R1 W10, V10, U10, T10, W11, V11, U11, T11, R11 J11, H11, G11, F11, J10, H10, G10, F10, E10 A2, B2, C2, D2, A1, B1, C1, D1, E1 L1, M1, N1, P1, L2, M2, N2, P2, R2	DQA1—DQA9 DQB1—DQB9 DQC1—DQC9 DQD1—DQD9 DQE1—DQE9 DQF1—DQF9 DQG1—DQG9 DQH1—DQH9	I/O	Data Input and Output pins (x36 Version)
C9, B8, B3, C4, C8, B9, B4, C3	BA, BB, BC, BD, BE, BF, BG, BH	Ι	Byte Write Enable for DQA, DQB, DQc, DQD, DQE, DQF, DQG, DQH I/Os; active low
B5, C5, C7, D4, D5, D8, K1, K2, K4, K8, K9, K10, K11, T4, T5, T8, U3, U5, U7, U9	NC		No Connect
К3	CK	I	Clock Input Signal; active high
B6	W	I	Write Enable. Writes all enabled bytes; active low
C6, A8	E1, E3	I	Chip Enable; active low
A4	E ₂	I	Chip Enable; active high
D6	G	I	Output Enable; active low
P6	ZZ	I	Sleep Mode control; active high
L6	FT	I	Flow Through or Pipeline mode; active low
T6	LBO	I	Linear Burst Order mode; active low
G6, J6, N6	MCH	I	Must Connect High
H6, K6, M6	MCL		Must Connect Low



GS8162Z18(B/D)/GS8162Z36(B/D)/GS8162Z72(C)

GS8162Z72 BGA Pin Description

Pin Location	Symbol	Туре	Description
Т7	PE		Parity Bit Enable; active low (High = x16/32 Mode, Low = x18/36 Mode)
В6	BW	I	Byte Enable; active low
F6	ZQ	I	FLXDrive Output Impedance Control (Low = Low Impedance [High Drive], High = High Impedance [Low Drive])
W3	TMS	I	Scan Test Mode Select
W4	TDI	I	Scan Test Data In
W8	TDO	0	Scan Test Data Out
W9	TCK	I	Scan Test Clock
E5, E6, E7, G5, G7, J5, J7, L5, L7, N5, N7, R5, R6, R7	V _{DD}	I	Core power supply
D3, D9, F3, F4, F5, F7, F8, F9, H3, H4, H5, H7, H8, H9, K5, K7, M3, M4, M5, M7, M8, M9, P3, P4, P5, P7, P8, P9, T3, T9	V _{SS}	I	I/O and Core Ground
E3, E4, E8, E9, G3, G4, G8, G9, J3, J4, J8, J9, L3, L4, L8, L9, N3, N4, N8, N9, R3, R4, R8, R9	V_{DDQ}	l	Output driver power supply



165 Bump BGA—x18 Commom I/O—Top View (Package D)

	1	2	3	4	5	6	7	8	9	10	11	
Α	NC	Α	E1	BB	NC	E3	CKE	ADV	A17	Α	A19	А
В	NC	Α	E2	NC	BA	CK	\overline{W}	G	A18	Α	NC	В
С	NC	NC	V _{DDQ}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	$V_{\rm DDQ}$	NC	DQPA	С
D	NC	DQB	$V_{\rm DDQ}$	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	$V_{\rm DDQ}$	NC	DQA	D
Е	NC	DQB	$V_{\rm DDQ}$	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	$V_{\rm DDQ}$	NC	DQA	Е
F	NC	DQB	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	NC	DQA	F
G	NC	DQB	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	NC	DQA	G
Н	FT	MCH	NC	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	NC	ZQ	ZZ	Н
J	DQB	NC	V _{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V _{DDQ}	DQA	NC	J
K	DQB	NC	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	$V_{\rm DDQ}$	DQA	NC	K
L	DQB	NC	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQA	NC	L
M	DQB	NC	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQA	NC	М
N	DQPB	DNU	V_{DDQ}	V_{SS}	NC	NC	NC	V _{SS}	V_{DDQ}	NC	NC	N
Р	NC	NC	A	Α	TDI	A1	TDO	Α	Α	Α	NC	Р
R	LBO	NC	Α	Α	TMS	A0	TCK	Α	Α	Α	Α	R

11 x 15 Bump BGA—13 mm x 15 mm Body—1.0 mm Bump Pitch



165 Bump BGA—x36 Common I/O—Top View (Package D)

	1	2	3	4	5	6	7	8	9	10	11	
Α	NC	Α	E1	BC	BB	E3	CKE	ADV	A17	Α	NC	Α
В	NC	Α	E2	BD	BA	CK	\overline{W}	G	A18	Α	NC	В
С	DQPC	NC	V _{DDQ}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	$V_{\rm DDQ}$	NC	DQPB	С
D	DQC	DQC	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	$V_{\rm DDQ}$	DQB	DQB	D
Е	DQC	DQC	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	$V_{\rm DDQ}$	DQB	DQB	Е
F	DQC	DQC	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQB	DQB	F
G	DQC	DQC	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQB	DQB	G
Н	FT	MCH	NC	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	NC	ZQ	ZZ	Н
J	DQD	DQD	V _{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	$V_{\rm DDQ}$	DQA	DQA	J
K	DQD	DQD	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQA	DQA	K
L	DQD	DQD	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQA	DQA	L
M	DQD	DQD	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQA	DQA	М
N	DQPD	DNU	V_{DDQ}	V_{SS}	NC	NC	NC	V _{SS}	V_{DDQ}	NC	DQPA	N
Р	NC	NC	Α	Α	TDI	A1	TDO	Α	Α	Α	NC	Р
R	LBO	NC	Α	Α	TMS	A0	TCK	Α	Α	Α	Α	R

11 x 15 Bump BGA—13 mm x 15 mm Body—1.0 mm Bump Pitch



GS8162Z18/36 165-Bump BGA Pin Description

Pin Location	Symbol	Type	Description
R6, P6	A0, A1	I	Address field LSBs and Address Counter Preset Inputs
A2, A10, B2, B10, P3, P4, P8, P9, P10, R3, R4, R8, R9, R10, R11	An	I	Address Inputs
A9, B9	A17, A18		Address Input
A11	A 19		Address Input (x18 Version)
J10, K10, L10, M10, J11, K11, L11, M11, N11	DQA1-DQPA9		
G10, F10, E10, D10, G11, F11, E11, D11, C11 G2, F2, E2, D2, G1, F1, E1, D1, C1	DQB1-DQPB9 DQc1-DQPc9	I/O	Data Input and Output pins. (x36 Version)
J2, K2, L2, M2, J1, K1, L1, M1, N1	DQD1-DQPD9		
B5, A5, A4, B4	BA, BB, BC, BD	I	Byte Write Enable for DQA, DQB, DQc, DQD I/Os; active low (x36 Version)
M10, L10, K10, J10, G11, F11, E11, D11, C11	DQA1-DQPA9	I/O	Data Input and Output pins (x18 Version)
D2, E2, F2, G2, J1, K1, L1, M1, N1	DQc1-DQPc9		
B5, A4	Ba, Bc	I	Byte Write Enable for DQA, DQB I/Os; active low (x18 Version)
A1, B1, B11, C2, C10, H3, H9, N5, N6, N7, N10, P1, P2, P11, R2	NC	_	No Connect
A5, B4, C1, D1, D10, E1, E10, F1, F10, G1, G10, J2, J11, K2, K11, L2, L11, M2, M11, N11	NC	_	No Connect (x18 Version)
A11	NC	_	No Connect (x36 Version)
B6	CK		Clock Input Signal; active high
A7	CKE		Clock Enable; active low
B7	W		Write Enable; active low
A3	E ₁		Chip Enable; active low
A6	E ₃		Chip Enable; active low
B3	E ₂		Chip Enable; active high
B8	G		Output Enable; active low
A8	ADV		Burst address counter advance enable; active high
H11	ZZ		Sleep mode control; active high
H1	FT		Flow Through or Pipeline mode; active low
R1	LBO		Linear Burst Order mode; active low
H10	ZQ	I	FLXDrive Output Impedance Control (Low = Low Impedance [High Drive], High = High Impedance [Low Drive])
R5	TMS		Scan Test Mode Select
P5	TDI		Scan Test Data In





GS8162Z18/36 165-Bump BGA Pin Description

Pin Location	Symbol	Type	Description
P7	TDO	0	Scan Test Data Out
R7	TCK		Scan Test Clock
H2	MCH	_	Must Connect High
N2	DNU	_	Do Not Use
D4, D8, E4, E8, F4, F8, G4, G8, H4, H8, J4, J8, K4, K8, L4, L8, M4, M8	V _{DD}	I	Core power supply
C4, C5, C6, C7, C8, D5, D6, D7, E5, E6, E7, F5, F6, F7, G5, G6, G7, H5, H6, H7, J5, J6, J7, K5, K6, K7, L5, L6, L7, M5, M6, M7, N4, N8	V _{SS}	I	I/O and Core Ground
C3, C9, D3, D9, E3, E9, F3, F9, G3, G9, J3, J9, K3, K9, L3, L9, M3, M9, N3, N9	V_{DDQ}	I	Output driver power supply

GS8162Z36 Pad Out

119 Bump BGA—Top View (Package B)

	1	2	3	4	5	6	7
Α	$V_{\rm DDQ}$	A 6	A 7	A 18	A 8	A 9	V_{DDQ}
В	NC	E2	A4	ADV	A 15	E ₃	NC
С	NC	A 5	Аз	V_{DD}	A14	A 16	NC
D	DQC4	DQc9	V_{SS}	ZQ	V_{SS}	DQB9	DQB4
E	DQc3	DQc8	V_{SS}	E ₁	V_{SS}	DQB8	DQ _B 3
F	V_{DDQ}	DQc7	V_{SS}	G	V_{SS}	DQ _{B7}	V_{DDQ}
G	DQc2	DQc6	Bc	A 17	BB	DQB6	DQB2
Н	DQc1	DQc5	V_{SS}	\overline{W}	V_{SS}	DQ _{B5}	DQ _{B1}
J	V_{DDQ}	V_{DD}	NC	V_{DD}	NC	V_{DD}	V_{DDQ}
K	DQA1	DQA5	V_{SS}	CK	V_{SS}	DQA5	DQA1
L	DQA2	DQA6	BD	NC	BA	DQA6	DQA2
M	V_{DDQ}	DQA7	V_{SS}	CKE	V_{SS}	DQA7	V_{DDQ}
N	DQA3	DQA8	V_{SS}	A 1	V_{SS}	DQA8	DQA3
Р	DQA4	DQA9	V_{SS}	A 0	V_{SS}	DQA9	DQA4
R	NC	A 2	LBO	V_{DD}	FT	A 13	PE
Т	NC	NC	A 10	A 11	A12	NC	ZZ
U	V_{DDQ}	TMS	TDI	TCK	TDO	NC	V_{DDQ}

Rev: 2.16 3/2002 9/47 © 1999, Giga Semiconductor, Inc.

GS8162Z18 Pad Out


119 Bump BGA—Top View (Package B)

·	1	2	3	4	5	6	7
Α	V_{DDQ}	A6	A 7	A 18	A8	A 9	V_{DDQ}
В	NC	E2	A4	ADV	A 15	_ E3	NC
С	NC	A 5	Аз	V_{DD}	A14	A 16	NC
D	DQB1	NC	V_{SS}	ZQ	V_{SS}	DQPA9	NC
E	NC	DQB2	V_{SS}	E ₁	V_{SS}	NC	DQA8
F	$V_{\rm DDQ}$	NC	V_{SS}	G	V_{SS}	DQA7	V_{DDQ}
G	NC	DQ _B 3	Вв	A 17	NC	NC	DQA6
Н	DQB4	NC	V_{SS}	\overline{W}	V_{SS}	DQA5	NC
J	V_{DDQ}	V_{DD}	NC	V_{DD}	NC	V_{DD}	V_{DDQ}
K	NC	DQ _{B5}	V_{SS}	CK	V_{SS}	NC	DQA4
L	DQB6	NC	NC	NC	BA	DQA3	NC
M	V_{DDQ}	DQ _{B7}	V_{SS}	CKE	V_{SS}	NC	V_{DDQ}
N	DQB8	NC	V_{SS}	A 1	V_{SS}	DQA2	NC
P	NC	DQPB9	V_{SS}	A0	V_{SS}	NC	DQA1
R	NC	A2	LBO	V_{DD}	FT	A13	PE
T	NC	A 10	A 11	NC	A 12	A 19	ZZ
U	$V_{\rm DDQ}$	TMS	TDI	TCK	TDO	NC	V_{DDQ}



GS8162Z18/36 119-Bump BGA Pin Description

Pin Location	Symbol	Туре	Description		
P4, N4	A0, A1		Address field LSBs and Address Counter Preset Inputs		
R2, C3, B3, C2, A2, A3, A5, A6, T3, T5, R6, C5, B5, C6, G4, A4	An	I	Address Inputs		
T4, T6	An		Address Input (x36 Version)		
T2	NC	_	No Connect (x36 Version)		
T2, T6, T4	An	I	Address Input (x18 Version)		
K7, L7, N7, P7, K6, L6, M6, N6 H7, G7, E7, D7, H6, G6, F6, E6 H1, G1, E1, D1, H2, G2, F2, E2 K1, L1, N1, P1, K2, L2, M2, N2	DQA1-DQA8 DQB1-DQB8 DQC1-DQC8 DQD1-DQD8	I/O	Data Input and Output pins. (x36 Version)		
P6, D6, D2, P2	DQA9, DQB9, DQC9, DQD9	I/O	Data Input and Output pins. (x36 Version)		
L5, G5, G3, L3	Ba, Bb, Bc, Bd	I	Byte Write Enable for DQA, DQB, DQc, DQD I/Os; active low (x36 Version)		
P7, N6, L6, K7, H6, G7, F6, E7, D6 D1, E2, G2, H1, K2, L1, M2, N1, P2	DQa1–DQa9 DQb1–DQb9	I/O	Data Input and Output pins (x18 Version)		
L5, G3	Ba, Bb		Byte Write Enable for DQA, DQB I/Os; active low (x18 Version)		
B1, C1, R1, T1, U6, B7, C7, J3, J5	NC	1	No Connect		
P6, N7, M6, L7, K6, H7, G6, E6, D7, D2, E1, F2, G1, H2, K1, L2, N2, P1, G5, L3	NC		No Connect (x18 Version)		
L4	NC	_	No Connect (x36 Version)		
K4	CK	I	Clock Input Signal; active high		
M4	CKE	I	Clock Enable; active low		
R7	PE	I	Parity Bit Enable; active low (High = x16/32 Mode, Low = x18/36 Mode)		
H4	W	I	Write Enable; active low		
E4	<u>E</u> 1	I	Chip Enable; active low		
B6	<u>-</u> E3	_	Chip Enable; active low (x36 version)		
B2	E2	I	Chip Enable; active high (x36 version)		
F4	G		Output Enable; active low		
B4	ADV	_	Burst address counter advance enable; active high		
T7	ZZ	I	Sleep mode control; active high		
R5	FT		Flow Through or Pipeline mode; active low		
R3	LBO	Ī	Linear Burst Order mode; active low		
D4	ZQ	I	FLXDrive Output Impedance Control (Low = Low Impedance [High Drive], High = High Impedance [Low Drive])		
U2	TMS	Ī	Scan Test Mode Select		
U3	TDI		Scan Test Data In		





GS8162Z18/36 119-Bump BGA Pin Description

Pin Location	Symbol	Type	Description
U5	TDO	0	Scan Test Data Out
U4	TCK	I	Scan Test Clock
J2, C4, J4, R4, J6	V_{DD}	I	Core power supply
B2, L4	V_{DD}	I	Core power supply (x18 version)
D3, E3, F3, H3, K3, M3, N3, P3, D5, E5, F5, H5, K5, M5, N5, P5	V _{SS}	I	I/O and Core Ground
B6	V_{SS}	I	I/O and Core Ground (x18 version)
A1, F1, J1, M1, U1, A7, F7, J7, M7, U7	V_{DDQ}	I	Output driver power supply

BPR1999.05.18

Functional Details

Clocking

Deassertion of the Clock Enable (CKE) input blocks the Clock input from reaching the RAM's internal circuits. It may be used to suspend RAM operations. Failure to observe Clock Enable set-up or hold requirements will result in erratic operation.

Pipeline Mode Read and Write Operations

All inputs (with the exception of Output Enable, Linear Burst \underline{Order} and Sleep) are synchronized to rising clock edges. Single cycle read and write operations must be initiated with the Advance/ \underline{Load} pin (ADV) held low, in order to load the new address. Device activation is accomplished by asserting all three of the Chip Enable inputs (\overline{E}_1 , E_2 , and \overline{E}_3). Deassertion of any one of the Enable inputs will deactivate the device.

Function	W	BA	Вв	Bc	BD
Read	Н	Х	Х	Х	Х
Write Byte "a"	L	L	Н	Н	Н
Write Byte "b"	L	Н	L	Н	Н
Write Byte "c"	L	Н	Н	L	Н
Write Byte "d"	L	Н	Н	Н	L
Write all Bytes	L	L	L	L	L
Write Abort/NOP	L	Н	Н	Н	Н

Read operation is initiated when the following conditions are satisfied at the rising edge of clock: \overline{CKE} is asserted low, all three chip enables (\overline{E}_1 , E_2 , and \overline{E}_3) are active, the write enable input signals \overline{W} is deasserted high, and ADV is asserted low. The address presented to the address inputs is latched into the address register and presented to the memory core and control logic. The control logic determines that a read access is in progress and allows the requested data to propagate to the input of the output register. At the next rising edge of clock the read data is allowed to propagate through the output register and onto the output pins.

Write operation occurs when the RAM is selected, CKE is active, and the Write input is sampled low at the rising edge of clock.



Preliminary

GS8162Z18(B/D)/GS8162Z36(B/D)/GS8162Z72(C)

The Byte Write Enable inputs $(\overline{B}A, \overline{B}B, \overline{B}C, \text{ and }\overline{B}D)$ determine which bytes will be written. All or none may be activated. A write cycle with no Byte Write inputs active is a no-op cycle. The pipelined NBT SRAM provides double late write functionality, matching the write command versus data pipeline length (2 cycles) to the read command versus data pipeline length (2 cycles). At the first rising edge of clock, Enable, Write, Byte Write(s), and Address are registered. The Data In associated with that address is required at the third rising edge of clock.

Flow Through Mode Read and Write Operations

ECHNOLOGY

Operation of the RAM in Flow Through mode is very similar to operations in Pipeline mode. Activation of a Read Cycle and the use of the Burst Address Counter is identical. In Flow Through mode the device may begin driving out new data immediately after new address are clocked into the RAM, rather than holding new data until the following (second) clock edge. Therefore, in Flow Through mode the read pipeline is one cycle shorter than in Pipeline mode.

Write operations are initiated in the same way, but differ in that the write pipeline is one cycle shorter as well, preserving the ability to turn the bus from reads to writes without inserting any dead cycles. While the pipelined NBT RAMs implement a double late write protocol in Flow Through mode a single late write protocol mode is observed. Therefore, in Flow Through mode, address and control are registered on the first rising edge of clock and data in is required at the data input pins at the second rising edge of clock.



Synchronous Truth Table

Operation	Туре	Address	E ₁	E ₂	E ₃	ZZ	ADV	W	Bx	G	CKE	СК	DQ	Notes
Deselect Cycle, Power Down	D	None	Н	Х	Х	L	L	Χ	Х	Χ	L	L-H	High-Z	
Deselect Cycle, Power Down	D	None	Х	Х	Н	L	L	Χ	Х	Χ	L	L-H	High-Z	
Deselect Cycle, Power Down	D	None	Х	L	Х	L	L	Χ	Х	Χ	L	L-H	High-Z	
Deselect Cycle, Continue	D	None	Х	Х	Х	L	Н	Χ	Х	Χ	L	L-H	High-Z	1
Read Cycle, Begin Burst	R	External	L	Н	L	L	L	Н	Х	L	L	L-H	Q	
Read Cycle, Continue Burst	В	Next	Х	Х	Х	L	Н	Χ	Х	L	L	L-H	Q	1,10
NOP/Read, Begin Burst	R	External	L	Н	L	L	L	Н	Х	Н	L	L-H	High-Z	2
Dummy Read, Continue Burst	В	Next	Х	Х	Х	L	Н	Χ	Х	Н	L	L-H	High-Z	1,2,10
Write Cycle, Begin Burst	W	External	L	Н	L	L	L	L	L	Χ	L	L-H	D	3
Write Cycle, Continue Burst	В	Next	Х	Х	Х	L	Н	Х	L	Х	L	L-H	D	1,3,10
NOP/Write Abort, Begin Burst	W	None	L	Н	L	L	L	L	Н	Х	L	L-H	High-Z	2,3
Write Abort, Continue Burst	В	Next	Х	Х	Х	L	Н	Х	Н	Χ	L	L-H	High-Z	1,2,3,10
Clock Edge Ignore, Stall		Current	Х	Х	Х	L	Х	Х	Х	Х	Н	L-H	-	4
Sleep Mode		None	Х	Х	Х	Н	Х	Х	Х	Х	Х	Х	High-Z	


Notes:

- Continue Burst cycles, whether Read or Write, use the same control inputs. A Deselect continue cycle can only be entered into if a
 Deselect cycle is executed first.
- 2. Dummy Read and Write abort can be considered NOPs because the SRAM performs no operation. A Write abort occurs when the W pin is sampled low but no Byte Write pins are active, so no write operation is performed.
- G can be wired low to minimize the number of control signals provided to the SRAM. Output drivers will automatically turn off during write cycles.
- 4. If CKE High occurs during a pipelined read cycle, the DQ bus will remain active (Low Z). If CKE High occurs during a write cycle, the bus will remain in High Z.
- 5. X = Don't Care; H = Logic High; L = Logic Low; \overline{Bx} = High = All Byte Write signals are high; \overline{Bx} = Low = One or more Byte/Write signals are Low
- 6. All inputs, except \overline{G} and ZZ must meet setup and hold times of rising clock edge.
- 7. Wait states can be inserted by setting CKE high.
- 8. This device contains circuitry that ensures all outputs are in High Z during power-up.
- 9. A 2-bit burst counter is incorporated.
- 10. The address counter is incriminated for all Burst continue cycles.



Key

Pipelined and Flow Through Read Write Control State Diagram



Current State (n)

Next State (n+1)

2. W, R, B, and D represent input command codes as indicated in the Synchronous Tri

Clock (CK)

Command

Current State

Next State


Next State

Current State and Next State Definition for Pipelined and Flow through Read/Write Control State Diagram

Rev: 2.16 3/2002 15/47 © 1999, Giga Semiconductor, Inc.




Pipeline Mode Data I/O State Diagram



Input Command Code f Transition Transition Current State (n) Intermediate State (N+1) Next State (n+2)

Notes


- The Hold command (CKE Low) is not shown because it prevents any state change.
- 2. W, R, B, and D represent input command codes as indicated in the Truth Tables.




Current State and Next State Definition for Pipeline Mode Data I/O State Diagram




Flow Through Mode Data I/O State Diagram





Notes

- 1. The Hold command (CKE Low) is not shown because it prevents any state change.
- 2. W, R, B, and D represent input command codes as indicated in the Truth Tables.



Current State and Next State Definition for: Pipeline and Flow Through Read Write Control State Diagram



Burst Cycles

Although NBT RAMs are designed to sustain 100% bus bandwidth by eliminating turnaround cycle when there is transition from read to write, multiple back-to-back reads or writes may also be performed. NBT SRAMs provide an on-chip burst address generator that can be utilized, if desired, to further simplify burst read or write implementations. The ADV control pin, when driven high, commands the SRAM to advance the internal address counter and use the counter generated address to read or write the SRAM. The starting address for the first cycle in a burst cycle series is loaded into the SRAM by driving the ADV pin low, into Load mode.

Burst Order

The burst address counter wraps around to its initial state after four addresses (the loaded address and three more) have been accessed. The burst sequence is determined by the state of the Linear Burst Order pin (LBO). When this pin is Low, a linear burst sequence is selected. When the RAM is installed with the LBO pin tied high, Interleaved burst sequence is selected. See the tables below for details.

FLXDrive™

The ZQ pin allows selection between NBT RAM nominal drive strength (ZQ low) for multi-drop bus applications and low drive strength (ZQ floating or high) point-to-point applications. See the Output Driver Characteristics chart for details.

Mode Pin Functions

Mode Name	Pin Name	State	Function
Burst Order Control	LBO	L	Linear Burst
Durst Order Control	LBO	Н	Interleaved Burst
Output Register Control	FT	L	Flow Through
Output Negister Control	Г	H or NC	Pipeline
Dawar Dawa Cantral	77	L or NC	Active
Power Down Control	ZZ	Н	Standby, I _{DD} = I _{SB}

Note:

There are pull-up devices on the ZQ and \overline{FT} pins and a pull-down device on the ZZ pin, so those input pins can be unconnected and the chip will operate in the default states as specified in the above tables.

Burst Counter Sequences Linear Burst Sequence

	A[1:0]	A[1:0]	A[1:0]	A[1:0]
1st address	00	01	10	11
2nd address	01	10	11	00
3rd address	10	11	00	01
4th address	11	00	01	10

Note: The burst counter wraps to initial state on the 5th clock.

Interleaved Burst Sequence

	A[1:0]	A[1:0]	A[1:0]	A[1:0]
1st address	00	01	10	11
2nd address	01	00	11	10
3rd address	10	11	00	01
4th address	11	10	01	00

Note: The burst counter wraps to initial state on the 5th clock.

BPR 1999.05.18




Sleep Mode

During normal operation, ZZ must be pulled low, either by the user or by its internal pull down resistor. When ZZ is pulled high, the SRAM will enter a Power Sleep mode after 2 cycles. At this time, internal state of the SRAM is preserved. When ZZ returns to low, the SRAM operates normally after ZZ recovery time.

Sleep mode is a low current, power-down mode in which the device is deselected and current is reduced to $I_{SB}2$. The duration of Sleep mode is dictated by the length of time the ZZ is in a High state. After entering Sleep mode, all inputs except ZZ become disabled and all outputs go to High-Z The ZZ pin is an asynchronous, active high input that causes the device to enter Sleep mode. When the ZZ pin is driven high, $I_{SB}2$ is guaranteed after the time tZZI is met. Because ZZ is an asynchronous input, pending operations or operations in progress may not be properly completed if ZZ is asserted. Therefore, Sleep mode must not be initiated until valid pending operations are completed. Similarly, when exiting Sleep mode during tZZR, only a Deselect or Read commands may be applied while the SRAM is recovering from Sleep mode.

Sleep Mode Timing Diagram



Designing for Compatibility

The GSI NBT SRAMs offer users a configurable selection between Flow Through mode and Pipeline mode via the \overline{FT} signal found on Bump 5R. Not all vendors offer this option, however most mark Bump 5R as V_{DD} or V_{DDQ} on pipelined parts and V_{SS} on flow through parts. GSI NBT SRAMs are fully compatible with these sockets.



Absolute Maximum Ratings

(All voltages reference to V_{SS})

Symbol	Description	Value	Unit
V_{DD}	Voltage on V _{DD} Pins	-0.5 to 4.6	V
V_{DDQ}	Voltage in V _{DDQ} Pins	-0.5 to 4.6	V
V _{CK}	Voltage on Clock Input Pin	-0.5 to 6	V
V _{I/O}	Voltage on I/O Pins	-0.5 to V _{DDQ} +0.5 (\leq 4.6 V max.)	V
V _{IN}	Voltage on Other Input Pins	$-0.5 \text{ to V}_{DD} + 0.5 \ (\leq 4.6 \text{ V max.})$	V
I _{IN}	Input Current on Any Pin	+/-20	mA
I _{OUT}	Output Current on Any I/O Pin	+/-20	mA
P_{D}	Package Power Dissipation	1.5	W
T _{STG}	Storage Temperature	-55 to 125	°C
T _{BIAS}	Temperature Under Bias	-55 to 125	°C

Note:

Permanent damage to the device may occur if the Absolute Maximum Ratings are exceeded. Operation should be restricted to Recommended Operating Conditions. Exposure to conditions exceeding the Absolute Maximum Ratings, for an extended period of time, may affect reliability of this component.



Power Supply Voltage Ranges

Parameter	Symbol	Min.	Тур.	Max.	Unit	Notes
3.3 V Supply Voltage	V_{DD3}	3.0	3.3	3.6	V	
2.5 V Supply Voltage	V _{DD2}	2.3	2.5	2.7	V	
3.3 V V _{DDQ} I/O Supply Voltage	V _{DDQ3}	3.0	3.3	3.6	V	
2.5 V V _{DDQ} I/O Supply Voltage	V _{DDQ2}	2.3	2.5	2.7	V	

Notes:

- 1. The part numbers of Industrial Temperature Range versions end the character "I". Unless otherwise noted, all performance specifications quoted are evaluated for worst case in the temperature range marked on the device.
- 2. Input Under/overshoot voltage must be $-2 \text{ V} > \text{Vi} < \text{V}_{DDn} + 2 \text{ V}$ not to exceed 4.6 V maximum, with a pulse width not to exceed 20% tKC.

V_{DDQ3} Range Logic Levels

Parameter	Symbol	Min.	Тур.	Max.	Unit	Notes
V _{DD} Input High Voltage	V _{IH}	2.0	_	V _{DD} + 0.3	V	1
V _{DD} Input Low Voltage	V _{IL}	-0.3	_	0.8	V	1
V _{DDQ} I/O Input High Voltage	V _{IHQ}	2.0	_	V _{DDQ} + 0.3	V	1,3
V _{DDQ} I/O Input Low Voltage	V _{ILQ}	-0.3	_	0.8	V	1,3

Notes:

- 1. The part numbers of Industrial Temperature Range versions end the character "I". Unless otherwise noted, all performance specifications quoted are evaluated for worst case in the temperature range marked on the device.
- 2. Input Under/overshoot voltage must be -2 V > Vi < V_{DDn}+2 V not to exceed 4.6 V maximum, with a pulse width not to exceed 20% tKC.
- 3. V_{IHQ} (max) is voltage on V_{DDQ} pins plus 0.3 V.

V_{DDQ2} Range Logic Levels

Parameter	Symbol	Min.	Тур.	Max.	Unit	Notes
V _{DD} Input High Voltage	V _{IH}	0.6*V _{DD}	_	V _{DD} + 0.3	V	1
V _{DD} Input Low Voltage	V _{IL}	-0.3	_	0.3*V _{DD}	V	1
V _{DDQ} I/O Input High Voltage	V _{IHQ}	0.6*V _{DD}	_	V _{DDQ} + 0.3	V	1,3
V _{DDQ} I/O Input Low Voltage	V _{ILQ}	-0.3	_	0.3*V _{DD}	V	1,3

Notes:

- 1. The part numbers of Industrial Temperature Range versions end the character "I". Unless otherwise noted, all performance specifications quoted are evaluated for worst case in the temperature range marked on the device.
- 2. Input Under/overshoot voltage must be $-2 \text{ V} > \text{Vi} < \text{V}_{DDn} + 2 \text{ V}$ not to exceed 4.6 V maximum, with a pulse width not to exceed 20% tKC.
- 3. V_{IHQ} (max) is voltage on V_{DDQ} pins plus 0.3 V.

Rev: 2.16 3/2002 21/47 © 1999, Giga Semiconductor, Inc.




Recommended Operating Temperatures

Parameter	Symbol	Min.	Тур.	Max.	Unit	Notes
Ambient Temperature (Commercial Range Versions)	T _A	0	25	70	°C	2
Ambient Temperature (Industrial Range Versions)	T _A	-4 0	25	85	°C	2


Note:

- 1. The part numbers of Industrial Temperature Range versions end the character "I". Unless otherwise noted, all performance specifications quoted are evaluated for worst case in the temperature range marked on the device.
- 2. Input Under/overshoot voltage must be -2 V > Vi < V_{DDn}+2 V not to exceed 4.6 V maximum, with a pulse width not to exceed 20% tKC.

Undershoot Measurement and Timing



Overshoot Measurement and Timing



Capacitance

$$(T_A = 25^{\circ}C, f = 1 \text{ MHz}, V_{DD} = 2.5 \text{ V})$$

Parameter	Symbol	Test conditions	Тур.	Max.	Unit
Input Capacitance	C _{IN}	V _{IN} = 0 V	4	5	pF
Input/Output Capacitance	C _{I/O}	V _{OUT} = 0 V	6	7	pF

Note: These parameters are sample tested.

Package Thermal Characteristics

Rating	Layer Board	Symbol	Max	Unit	Notes
Junction to Ambient (at 200 lfm)	single	R_{\ThetaJA}	40	°C/W	1,2
Junction to Ambient (at 200 lfm)	four	$R_{\Theta JA}$	24	°C/W	1,2
Junction to Case (TOP)	_	$R_{\Theta JC}$	9	°C/W	3

Notes:

- 1. Junction temperature is a function of SRAM power dissipation, package thermal resistance, mounting board temperature, ambient. Temperature air flow, board density, and PCB thermal resistance.
- 2. SCMI G-38-87
- 3. Average thermal resistance between die and top surface, MIL SPEC-883, Method 1012.1




AC Test Conditions

Parameter	Conditions
Input high level	V _{DD} – 0.2 V
Input low level	0.2 V
Input slew rate	1 V/ns
Input reference level	V _{DD} /2
Output reference level	V _{DDQ} /2
Output load	Fig. 1

Notes:


- 1. Include scope and jig capacitance.
- Test conditions as specified with output loading as shown in Fig.
 unless otherwise noted.
- 3. Device is deselected as defined by the Truth Table.



* Distributed Test Jig Capacitance

DC Electrical Characteristics

Parameter	Symbol	Test Conditions	Min	Max
Input Leakage Current (except mode pins)	I _{IL}	V _{IN} = 0 to V _{DD}	−1 uA	1 uA
ZZ and PE Input Current	I _{IN1}	$V_{DD} \ge V_{IN} \ge V_{IH}$ $0 \ V \le V_{IN} \le V_{IH}$	−1 uA −1 uA	1 uA 100 uA
FT, ZQ Input Current	I _{IN2}	$V_{DD} \ge V_{IN} \ge V_{IL}$ $0 \ V \le V_{IN} \le V_{IL}$	−100 uA −1 uA	1 uA 1 uA
Output Leakage Current	I _{OL}	Output Disable, V _{OUT} = 0 to V _{DD}	−1 uA	1 uA
Output High Voltage	V _{OH2}	$I_{OH} = -8 \text{ mA}, V_{DDQ} = 2.375 \text{ V}$	1.7 V	_
Output High Voltage	V _{OH3}	I _{OH} = -8 mA, V _{DDQ} = 3.135 V	2.4 V	_
Output Low Voltage	V _{OL}	I _{OL} = 8 mA	_	0.4 V





					-5	-250	-27	-225	-2(-200	-166	90	-150	00	-133	33	
,	<u>:</u>				O	-40	c	-40	c	-40	c	-40	O	-40	c	-40	:
Parameter	Test Conditions	_	Mode	Symbol	. 5	\$ £	<u>۽</u>	£ \$	ء	\$ £	<u>۽</u>	£ 5	<u>۽</u>	£ 5	.	£ 5	Onit
					2°07	85°C	2°07	85°C	2°07	85°C	2°07	85°C	2°07	85°C	2°07	85°C	
		(672)	Pipeline	loo Jood	355 75	365 75	325 70	335 70	290	300	250 50	260	225 45	235	205	215 40	mA
		(VIV)	Flow Through	loo looa	220 35	230 35	205 35	215 35	30	205 30	30	195 30	180 30	30	165 20	175 20	mA
Operating Current	Device Selected; All other inputs	(9٤^)	Pipeline	loo loog	290	300	265 35	275 35	240 30	250 30	205 25	215 25	190 25	200	170 20	180	mA
3.3 V	≥V _{IH} or ≤ V _{IL} Output open	(ncv)	Flow Through	loo loog	180	190	170	180	165 15	175 15	155 15	165 15	150 15	160	140	150	mA
		(418)	Pipeline	lpp Ippa	260 20	270	235	245 20	215 15	225 15	185	195 15	170 15	180	155 10	165	mA
		(OIV)	Flow Through	loo looa	165 10	175	155 10	165 10	150	160 10	140 10	150 10	135	145 10	125 10	135	mA
		(C/x)	Pipeline	loo Iooa	355 55	365 55	325 55	335 55	290 45	300 45	250 40	260 40	225 35	235 35	205 30	215 30	mA
		(7 LV)	Flow Through	lpp Ippa	220 35	230 35	205 35	215 35	195 30	205 30	185 30	195 30	180 30	30	165 20	175 20	mA
Operating Current	Device Selected; All other inputs	(964)	Pipeline	loo loog	290 30	300	265 30	275 30	240 25	250 25	205 20	215 20	190 20	200	170 15	180	mA
2.5 V	$\geq V_{\rm IH}$ or $\leq V_{\rm IL}$ Output open	(ppv)	Flow Through	loo Iooa	180	190 20	170 20	180 20	165 15	175 15	155 15	165 15	150 15	160 15	140	150	mA
		(x18)	Pipeline	loo Iooa	260 15	270 15	235 15	245 15	215 15	225 15	185 10	195 10	170 10	180 10	155 10	165	mA
			Flow Through	Iрр Iрра	165 10	175 10	155 10	165 10	150 10	160 10	140 10	150 10	135 10	145 10	125 10	135	mA
Standby	11		Pipeline	ISB	20	30	20	30	20	30	20	30	20	30	20	30	mA
Current	$\angle \angle \ge V_{DD} - 0.2 V$		Flow Through	ISB	20	30	20	30	20	30	20	30	20	30	20	30	mA
Deselect	Device Deselected;	ļ	Pipeline	مما	85	06	80	82	75	80	64	70	09	65	50	55	mA
Current	All other inputs $\geq V_{IH}$ or $\leq V_{IL}$	I	Flow Through	loo	09	65	09	65	20	55	20	55	20	55	45	50	mA

Notes: 1. IDD and IDDQ apply to any combination of V_{DD3} , V_{DD2} , V_{DDQ3} , and V_{DDQ2} operation. 2. All parameters listed are worst case scenario.

Operating Currents



GS8162Z18(B/D)/GS8162Z36(B/D)/GS8162Z72(C)

AC Electrical Characteristics


	Parameter	Symbol	-25	50	-22	25	-20	00	-16	66	-1	50	-13	33	Unit
	raiailletei	Syllibol	Min	Max	Oill										
	Clock Cycle Time	tKC	4.0	_	4.4	_	5.0	_	6.0		6.7	_	7.5	_	ns
	Clock to Output Valid	tKQ	_	2.5	_	2.7	_	3.0	_	3.4	_	3.8	_	4.0	ns
Dinalina	Clock to Output Invalid	tKQX	1.5	_	1.5	_	1.5	_	1.5	_	1.5	_	1.5	_	ns
Pipeline	Clock to Output in Low-Z	tLZ ¹	1.5	_	1.5	_	1.5	_	1.5	_	1.5	_	1.5	_	ns
	Setup time	tS	1.2	_	1.3	_	1.4	_	1.5	_	1.5	_	1.5	_	ns
	Hold time	tH	0.2	_	0.3	_	0.4	_	0.5	_	0.5	_	0.5	_	ns
	Clock Cycle Time	tKC	5.5	_	6.0	_	6.5	_	7.0	_	7.5	_	8.5	_	ns
	Clock to Output Valid	tKQ	_	5.5	_	6.0	_	6.5	_	7.0	_	7.5	_	8.5	ns
Flow	Clock to Output Invalid	tKQX	3.0	_	3.0	_	3.0	_	3.0		3.0	_	3.0	_	ns
Through	Clock to Output in Low-Z	tLZ ¹	3.0	_	3.0	_	3.0	_	3.0	_	3.0	_	3.0	_	ns
	Setup time	tS	1.5	_	1.5	_	1.5	_	1.5	_	1.5	_	1.5	_	ns
	Hold time	tH	0.5	_	0.5	_	0.5	_	0.5		0.5	_	0.5	_	ns
	Clock HIGH Time	tKH	1.3	_	1.3	_	1.3	_	1.3	_	1.5	_	1.7	_	ns
	Clock LOW Time	tKL	1.5		1.5		1.5	_	1.5	_	1.7	_	2	_	ns
	Clock to Output in High-Z	tHZ ¹	1.5	2.3	1.5	2.5	1.5	3.0	1.5	3.0	1.5	3.0	1.5	3.0	ns
	G to Output Valid	tOE	_	2.3	_	2.5	_	3.2	_	3.5	_	3.8	_	4.0	ns
	G to output in Low-Z	tOLZ ¹	0	_	0	_	0	_	0	_	0	_	0	_	ns
	G to output in High-Z	tOHZ ¹	_	2.3	_	2.5	_	3.0	_	3.0		3.0	-	3.0	ns
	ZZ setup time	tZZS ²	5	_	5	_	5	_	5	_	5	_	5	_	ns
	ZZ hold time	tZZH ²	1	_	1	_	1	_	1	_	1	_	1	_	ns
N	ZZ recovery	tZZR	20	_	20	_	20	_	20		20	_	20	_	ns

Notes:

- 1. These parameters are sampled and are not 100% tested.
- 2. ZZ is an asynchronous signal. However, in order to be recognized on any given clock cycle, ZZ must meet the specified setup and hold times as specified above.




Pipeline Mode Read/Write Cycle Timing



*Note: \overline{E} = High (False) if \overline{E}_1 = 1 or E_2 = 0 or \overline{E}_3 = 1




Pipeline Mode No-Op, Stall and Deselect Timing



*Note: \overline{E} = High (False) if \overline{E}_1 = 1 or E_2 = 0 or \overline{E}_3 = 1




Flow Through Mode Read/Write Cycle Timing



*Note: \overline{E} = High (False) if \overline{E}_1 = 1 or E_2 = 0 or \overline{E}_3 = 1



Flow Through Mode No-Op, Stall and Deselect Timing



*Note: \overline{E} = High (False) if \overline{E}_1 = 1 or E_2 = 0 or \overline{E}_3 = 1



JTAG Port Operation

Overview

The JTAG Port on this RAM operates in a manner that is compliant with IEEE Standard 1149.1-1990, a serial boundary scan interface standard (commonly referred to as JTAG). The JTAG Port input interface levels scale with V_{DD} . The JTAG output drivers are powered by V_{DDO} .

Disabling the JTAG Port

It is possible to use this device without utilizing the JTAG port. The port is reset at power-up and will remain inactive unless clocked. TCK, TDI, and TMS are designed with internal pull-up circuits. To assure normal operation of the RAM with the JTAG Port unused, TCK, TDI, and TMS may be left floating or tied to either V_{DD} or V_{SS} . TDO should be left unconnected.

JTAG Pin Descriptions

Pin	Pin Name	I/O	Description
TCK	Test Clock	ln	Clocks all TAP events. All inputs are captured on the rising edge of TCK and all outputs propagate from the falling edge of TCK.
TMS	Test Mode Select	ln	The TMS input is sampled on the rising edge of TCK. This is the command input for the TAP controller state machine. An undriven TMS input will produce the same result as a logic one input level.
TDI	Test Data In	ln	The TDI input is sampled on the rising edge of TCK. This is the input side of the serial registers placed between TDI and TDO. The register placed between TDI and TDO is determined by the state of the TAP Controller state machine and the instruction that is currently loaded in the TAP Instruction Register (refer to the TAP Controller State Diagram). An undriven TDI pin will produce the same result as a logic one input level.
TDO	Test Data Out	Out	Output that is active depending on the state of the TAP state machine. Output changes in response to the falling edge of TCK. This is the output side of the serial registers placed between TDI and TDO.

Note:

This device does not have a TRST (TAP Reset) pin. TRST is optional in IEEE 1149.1. The Test-Logic-Reset state is entered while TMS is held high for five rising edges of TCK. The TAP Controller is also reset automaticly at power-up.

JTAG Port Registers

Overview

The various JTAG registers, refered to as Test Access Port orTAP Registers, are selected (one at a time) via the sequences of 1s and 0s applied to TMS as TCK is strobed. Each of the TAP Registers is a serial shift register that captures serial input data on the rising edge of TCK and pushes serial data out on the next falling edge of TCK. When a register is selected, it is placed between the TDI and TDO pins.

Instruction Register

The Instruction Register holds the instructions that are executed by the TAP controller when it is moved into the Run, Test/Idle, or the various data register states. Instructions are 3 bits long. The Instruction Register can be loaded when it is placed between the TDI and TDO pins. The Instruction Register is automatically preloaded with the IDCODE instruction at power-up or whenever the controller is placed in Test-Logic-Reset state.

Bypass Register


The Bypass Register is a single bit register that can be placed between TDI and TDO. It allows serial test data to be passed through the RAM's JTAG Port to another device in the scan chain with as little delay as possible.



Boundary Scan Register

The Boundary Scan Register is a collection of flip flops that can be preset by the logic level found on the RAM's input or I/O pins. The flip flops are then daisy chained together so the levels found can be shifted serially out of the JTAG Port's TDO pin. The Boundary Scan Register also includes a number of place holder flip flops (always set to a logic 1). The relationship between the device pins and the bits in the Boundary Scan Register is described in the Scan Order Table following. The Boundary Scan Register, under the control of the TAP Controller, is loaded with the contents of the RAMs I/O ring when the controller is in Capture-DR state and then is placed between the TDI and TDO pins when the controller is moved to Shift-DR state. SAMPLE-Z, SAMPLE/PRELOAD and EXTEST instructions can be used to activate the Boundary Scan Register.

JTAG TAP Block Diagram



Identification (ID) Register

The ID Register is a 32-bit register that is loaded with a device and vendor specific 32-bit code when the controller is put in Capture-DR state with the IDCODE command loaded in the Instruction Register. The code is loaded from a 32-bit on-chip ROM. It describes various attributes of the RAM as indicated below. The register is then placed between the TDI and TDO pins when the controller is moved into Shift-DR state. Bit 0 in the register is the LSB and the first to reach TDO when shifting begins.

ID Register Contents

		Revi	ie sion de	ı					1	Not I	Jsed	I					Co		O urati	on				ED	EC	hn Ve Cod	nd					Presence Register
Bit #	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
x72	Χ	Χ	Χ	Χ	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	1	0	0	0	1	1	0	1	1	0	0	1	1
x36	Χ	Χ	Χ	Х	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	1	1	0	1	1	0	0	1	1
x32	Χ	Χ	Χ	Х	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0	0	1	1	0	1	1	0	0	1	1
x18	Χ	Χ	Χ	Χ	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0	0	0	0	1	1	0	1	1	0	0	1	1
x16	Χ	Х	Χ	Х	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	0	0	0	1	1	0	1	1	0	0	1	1

Rev: 2.16 3/2002 31/47 © 1999, Giga Semiconductor, Inc.




Tap Controller Instruction Set

Overview

There are two classes of instructions defined in the Standard 1149.1-1990; the standard (Public) instructions, and device specific (Private) instructions. Some Public instructions are mandatory for 1149.1 compliance. Optional Public instructions must be implemented in prescribed ways. The TAP on this device may be used to monitor all input and I/O pads, and can be used to load address, data or control signals into the RAM or to preload the I/O buffers.

When the TAP controller is placed in Capture-IR state the two least significant bits of the instruction register are loaded with 01. When the controller is moved to the Shift-IR state the Instruction Register is placed between TDI and TDO. In this state the desired instruction is serially loaded through the TDI input (while the previous contents are shifted out at TDO). For all instructions, the TAP executes newly loaded instructions only when the controller is moved to Update-IR state. The TAP instruction set for this device is listed in the following table.

JTAG Tap Controller State Diagram



Instruction Descriptions

BYPASS

When the BYPASS instruction is loaded in the Instruction Register the Bypass Register is placed between TDI and TDO. This occurs when the TAP controller is moved to the Shift-DR state. This allows the board level scan path to be shortened to facilitate testing of other devices in the scan path.





SAMPLE/PRELOAD

SAMPLE/PRELOAD is a Standard 1149.1 mandatory public instruction. When the SAMPLE / PRELOAD instruction is loaded in the Instruction Register, moving the TAP controller into the Capture-DR state loads the data in the RAMs input and I/O buffers into the Boundary Scan Register. Boundary Scan Register locations are not associated with an input or I/O pin, and are loaded with the default state identified in the Boundary Scan Chain table at the end of this section of the datasheet. Because the RAM clock is independent from the TAP Clock (TCK) it is possible for the TAP to attempt to capture the I/O ring contents while the input buffers are in transition (i.e. in a metastable state). Although allowing the TAP to sample metastable inputs will not harm the device, repeatable results cannot be expected. RAM input signals must be stabilized for long enough to meet the TAPs input data capture set-up plus hold time (tTS plus tTH). The RAMs clock inputs need not be paused for any other TAP operation except capturing the I/O ring contents into the Boundary Scan Register. Moving the controller to Shift-DR state then places the boundary scan register between the TDI and TDO pins.

EXTEST

EXTEST is an IEEE 1149.1 mandatory public instruction. It is to be executed whenever the instruction register is loaded with all logic 0s. The EXTEST command does not block or override the RAM's input pins; therefore, the RAM's internal state is still determined by its input pins.

Typically, the Boundary Scan Register is loaded with the desired pattern of data with the SAMPLE/PRELOAD command. Then the EXTEST command is used to output the Boundary Scan Register's contents, in parallel, on the RAM's data output drivers on the falling edge of TCK when the controller is in the Update-IR state.

Alternately, the Boundary Scan Register may be loaded in parallel using the EXTEST command. When the EXTEST instruction is selected, the sate of all the RAM's input and I/O pins, as well as the default values at Scan Register locations not associated with a pin, are transferred in parallel into the Boundary Scan Register on the rising edge of TCK in the Capture-DR state, the RAM's output pins drive out the value of the Boundary Scan Register location with which each output pin is associated.

IDCODE

The IDCODE instruction causes the ID ROM to be loaded into the ID register when the controller is in Capture-DR mode and places the ID register between the TDI and TDO pins in Shift-DR mode. The IDCODE instruction is the default instruction loaded in at power up and any time the controller is placed in the Test-Logic-Reset state.

SAMPLE-Z

If the SAMPLE-Z instruction is loaded in the instruction register, all RAM outputs are forced to an inactive drive state (high-Z) and the Boundary Scan Register is connected between TDI and TDO when the TAP controller is moved to the Shift-DR state.

RFU

These instructions are Reserved for Future Use. In this device they replicate the BYPASS instruction.



JTAG TAP Instruction Set Summary

Instruction	Code	Description	Notes
EXTEST	000	Places the Boundary Scan Register between TDI and TDO.	1
IDCODE	001	Preloads ID Register and places it between TDI and TDO.	1, 2
SAMPLE-Z	010	Captures I/O ring contents. Places the Boundary Scan Register between TDI and TDO. Forces all RAM output drivers to High-Z.	1
RFU	011	Do not use this instruction; Reserved for Future Use. Replicates BYPASS instruction. Places Bypass Register between TDI and TDO.	1
SAMPLE/ PRELOAD	100	Captures I/O ring contents. Places the Boundary Scan Register between TDI and TDO.	1
GSI	101	GSI private instruction.	1
RFU	110	Do not use this instruction; Reserved for Future Use. Replicates BYPASS instruction. Places Bypass Register between TDI and TDO.	1
BYPASS	111	Places Bypass Register between TDI and TDO.	1

Notes:

- 1. Instruction codes expressed in binary, MSB on left, LSB on right.
- 2. Default instruction automatically loaded at power-up and in test-logic-reset state.



JTAG Port Recommended Operating Conditions and DC Characteristics

Parameter	Symbol	Min.	Max.	Unit	Notes
3.3 V Test Port Input High Voltage	V _{IHJ3}	2.0	V _{DD3} +0.3	V	1
3.3 V Test Port Input Low Voltage	V _{ILJ3}	-0.3	0.8	V	1
2.5 V Test Port Input High Voltage	V _{IHJ2}	0.6 * V _{DD2}	V _{DD2} +0.3	V	1
2.5 V Test Port Input Low Voltage	V _{ILJ2}	-0.3	0.3 * V _{DD2}	V	1
TMS, TCK and TDI Input Leakage Current	I _{INHJ}	-300	1	uA	2
TMS, TCK and TDI Input Leakage Current	I _{INLJ}	-1	100	uA	3
TDO Output Leakage Current	I _{OLJ}	-1	1	uA	4
Test Port Output High Voltage	V _{OHJ}	1.7	_	V	5, 6
Test Port Output Low Voltage	V _{OLJ}	_	0.4	V	5, 7
Test Port Output CMOS High	V _{OHJC}	V _{DDQ} – 100 mV	_	V	5, 8
Test Port Output CMOS Low	V _{OLJC}	_	100 mV	V	5, 9

Notes


- 1. Input Under/overshoot voltage must be $-2 \text{ V} > \text{Vi} < \text{V}_{DDn} + 2 \text{ V}$ not to exceed 4.6 V maximum, with a pulse width not to exceed 20% tTKC.
- $2. \hspace{0.5cm} V_{ILJ} \leq \hspace{0.5cm} V_{IN} \leq \hspace{0.5cm} V_{DDn}$
- $3. \quad 0 \ V \leq V_{IN} \leq V_{ILJn}$
- 4. Output Disable, $V_{OUT} = 0$ to V_{DDn}
- 5. The TDO output driver is served by the $V_{\rm DDQ}$ supply.
- 6. $I_{OHJ} = -4 \text{ mA}$
- 7. $I_{OI,J} = +4 \text{ mA}$
- 8. $I_{OHJC} = -100 \text{ uA}$
- 9. $I_{OHJC} = +100 \text{ uA}$

JTAG Port AC Test Conditions

Parameter	Conditions
Input high level	2.3 V
Input low level	0.2 V
Input slew rate	1 V/ns
Input reference level	1.25 V
Output reference level	1.25 V

Notes:


- 1. Include scope and jig capacitance.
- 2. Test conditions as as shown unless otherwise noted.



* Distributed Test Jig Capacitance



JTAG Port Timing Diagram



JTAG Port AC Electrical Characteristics

Parameter	Symbol	Min	Max	Unit
TCK Cycle Time	tTKC	50		ns
TCK Low to TDO Valid	tTKQ	_	20	ns
TCK High Pulse Width	tTKH	20	_	ns
TCK Low Pulse Width	tTKL	20	_	ns
TDI & TMS Set Up Time	tTS	10	_	ns
TDI & TMS Hold Time	tTH	10	_	ns




GS8162Z18/36/72 Boundary Scan Chain Order

Order	v70	v26	v40		Bump	
Order	x72	x36	x18	x72	x36	x18
1		PE		T7	R	7
2		Χ		U5	n.	/a
3		Χ		U7	n,	/a
4	A 3	А	10	W5	Т	3
5	A 11	А	11	U6	Т	4
6	A ₆	А	12	V7	Т	5
7	A2	А	13	W7	R	.6
8	A 10	А	14	U8	С	5
9	A 5	А	15	V8	В	5
10	A 4	А	16	V9	С	6
11	QE9	Q _A 9	NC = 1	R11	P6	n/a
12	DE9	Da9	PH = 0	R11	P6	n/a
13	Q _{A9}	NC	= 1	R10	n,	/a
14	Da9	PH	= 0	R10	n,	/a
15	QE5	Q _A 4	NC = 1	W11	P7	n/a
16	DE5	D _A 4	PH = 0	W11	P7	n/a
17	Q _{A4}	NC	= 1	P11	n,	/a
18	D _A 4	PH	= 0	P11	n.	/a
19	QE1	Q _A 3	NC = 1	W10	N7	n/a
20	DE1	Dаз	PH = 0	W10	N7	n/a
21	Q _{A8}	NC	= 1	P10	n,	/a
22	Da8	PH	= 0	P10	n,	/a
23	QE4	Q _{A8}	NC = 1	T10	N6	n/a
24	DE4	Da8	PH = 0	T10	N6	n/a
25	Q _A 7	NC	= 1	N10	n,	/a
26	Da7	PH	= 0	N10	n,	/a
27	QE8	Q _A 7	NC = 1	T11	M6	n/a
28	DE8	Da7	PH = 0	T11	M6	n/a

GS8162Z18/36/72 Boundary Scan Chain Order (Cont.)

Onder	- 70	20	40		Bump	
Order	x72	x36	x18	x72	x36	x18
29	Q _A 3	NC	= 1	N11	n,	/a
30	Dаз	PH	= 0	N11	n,	/a
31	QE3	Q _{A2}	Q _{A1}	U10	L7	P7
32	DE3	D _{A2}	D _A 1	U10	L7	P7
33	Q _{A6}	NC	= 1	M10	n,	/a
34	Da6	PH	= 0	M10	n,	/a
35	QE7	Q _{A6}	Q _{A2}	U11	L6	N6
36	DE7	Da6	D _{A2}	U11	L6	N6
37	Q _{A2}	NC	= 1	M11	n,	/a
38	D _{A2}	PH	= 0	M11	n,	/a
39	QE6	Q _{A1}	Q _A 3	V11	K7	L6
40	DE6	Da1	Dаз	V11	K7	L6
41	Q _{A1}	NC	= 1	L11	n,	/a
42	Da1	PH	= 0	L11	n,	/a
43	Q E2	Q _{A5}	Q _{A4}	V10	K6	K7
44	DE2	D _A 5	D _A 4	V10	K6	K7
45	Q _{A5}	NC	= 1	L10	n,	/a
46	D _{A5}	PH	= 0	L10	n,	/a
47		ZZ		P6	Т	7
48		PH = 0			n/a	
49		NC = 1			n/a	
50	Q	B1	Q _{A5}	A10	H7	H6
51	D	B1	D _A 5	A10	H7	H6
52	QF1	NC	= 1	J11	n,	/a
53	D _F 1	PH	= 0	J11	n,	/a
54	Q	B5	Q _{A6}	A11	H6	G7
55	D	B5	D _A 6	A11	H6	G7
56	QF5	NC	= 1	J10	n,	/a
57	DF5	PH	= 0	J10	n,	/a
58	Q	B2	Q _A 7	B10	G7	F6

Rev: 2.16 3/2002 37/47 © 1999, Giga Semiconductor, Inc.






GS8162Z18/36/72 Boundary Scan Chain Order (Cont.)

Ordon	v70	v26	v40		Bump	
Order	x72	x36	x18	x72	x36	x18
59	D	B2	Da7	B10	G7	F6
60	QF2	NC	= 1	H11	n/a	
61	DF2	PH	= 0	H11	n,	/a
62	Q _{B3}	Q _{B6}	Q _{A8}	C10	G6	E7
63	D _B 3	D _B 6	Da8	C10	G6	E7
64	QF6	NC	= 1	H10	n,	/a
65	DF6	PH	= 0	H10	n,	/a
66	Q _{B6}	Q B7	Q _{A9}	B11	F6	D6
67	D _B 6	D _{B7}	Da9	B11	F6	D6
68	QF7	NC	= 1	G10	n,	/a
69	D _{F7}	PH	= 0	G10	n/a	
70	Q _{B4}	Q _{B3}	NC = 1	D10	E7	n/a
71	D _{B4}	D _B 3	PH = 0	D10	E7	n/a
72	QF3	NC	= 1	G11	n/a	
73	DF3	PH	= 0	G11	n/a	
74	Q _{B7}	Q _{B8}	NC = 1	C11	E6	n/a
75	D в7	D _{B8}	PH = 0	C11	E6	n/a
76	QF8	NC	= 1	F10	n/a	
77	DF8	PH	= 0	F10	n/a	
78	Q _{B8}	Q _{B4}	NC = 1	D11	D7	n/a
79	D _{B8}	D _B 4	PH = 0	D11	D7	n/a
80	QF4	NC	= 1	F11	n,	/a
81	DF4	PH	= 0	F11	n,	/a
82	Q	B9	NC = 1	E11	D6	n/a
83	D	B9	PH = 0	E11	D6	n/a
84	QF9	NC	= 1	E10	n,	/a
85	DF9	PH	= 0	E10	n,	/a
86	NC	= 1	A 19	n/	а	T6
87	NC = 1	Д	1 9	n/a	А	6
88	A 17	Д	18	A9	А	.5

GS8162Z18/36/72 Boundary Scan Chain Order (Cont.)

Order	v70	x36 x18			Bump		
Order	x72	XSO	XIO	x72	x36	x18	
89	A 15	A	17	A7	G4		
90	A14	А	18	A5	A4		
91		ADV		A6	В	4	
92		G		D6	F	4	
93	PH = 0	Cł	ΚE	n/a	M	14	
94		W		В6	Н	14	
95	Вн	NC	= 1	C3	n,	/a	
96	Bc	NC	= 1	В3	n.	/a	
97	BF	NC	= 1	В9	n,	/a	
98	BA	NC	= 1	C9	n.	/a	
99		CK		K3	K4		
100		NC = 1			n/a		
101	NC = 1				n/a		
102		<u>=</u> E3			В6		
103	BE	E	BA	C8	L5		
104	В	ВВ	NC = 1	B8	G5	n/a	
105	BG	Bc	BB	B4	G	3	
106	В	SD.	NC = 1	C4	L3	n/a	
107		E ₂		A4	B2		
108		<u>E</u> 1		C6	E4		
109	A 16	A	\7	B7	А	.3	
110	A 13	A	\ 6	A3	А	.2	
111	Q G9	Qc9	NC = 1	E1	D2	n/a	
112	D _{G9}	Dc9	PH = 0	E1	D2	n/a	
113	Qc9	NC	= 1	E2	n.	/a	
114	Dc9	PH	= 0	E2	n	/a	
115	Q _{G4}	Qc4	NC = 1	D2	D1	n/a	
116	D _G 4	Dc4	PH = 0	D2	D1	n/a	
117	Qc8	NC	= 1	F2	n,	/a	
118	Dc8	PH	= 0	F2	n	/a	

38/47 © 1999, Giga Semiconductor, Inc. Rev: 2.16 3/2002





140

141

142

143

144

145

146

147

148

D_{G2}

Qc1

D_C1

Q_{G1}

D_G1

Q_{C5}

D_{C5}

D_{C1}

Q_{C5}

Dc5

FT

NC = 1

NC = 1

PH = 0

NC = 1

PH = 0

D_B3

Q_{B4}

D_B4

B2

J1

J1

A2

A2

J2

J2

L6

GS8162Z18/36/72 Boundary Scan Chain Order (Cont.) Bump x72 Order x36 x18 x72 x36 x18 119 NC = 1 Q_{G8} Qc3 D1 E1 n/a 120 PH = 0 D_{G8} Dc₃ D1 E1 n/a 121 NC = 1 F1 Qc4 n/a 122 PH = 0F1 Dc4 n/a 123 NC = 1 C1 E2 Q_{G7} Qc8 n/a 124 D_G7 Dc8 PH = 0C1 E2 n/a 125 NC = 1 Q_{C7} G2 n/a 126 Dc7 PH = 0G2 n/a 127 Q_{C7} NC = 1 C2 F2 Q_{G3} n/a 128 PH = 0C2 F2 D_G3 D_{C7} n/a 129 Q_{C3} NC = 1 G1 n/a 130 PH = 0 Dc₃ G1 n/a 131 Q_{G6} Q_{C2} Q_{B1} В1 G1 D1 132 G1 D1 D_G6 Dc2 D_B1 В1 133 NC = 1 H2 Qc6 n/a 134 PH = 0H2 Dc6 n/a 135 G2 E2 Q_{G5} Qc6 Q_{B2} A1 136 D_{G5} G2 E2 Dc6 D_{B2} Α1 137 Q_{C2} NC = 1 H1 n/a 138 PH = 0Dc2 H1 n/a 139 H1 G2 Q_{G2} Qc1 Q_{B3} B2

GS8162Z18/36/72 Boundary Scan Chain Order (Cont.)

Order	x72	72 x36 x18 –		Bump		
Oluei	XIZ	XJU	X10	x72	x36	x18
149	NC = 1	PH	= 0		n/a	
150	Q _{D2}	Q _{D1}	Q _{B5}	V2	K1	K2
151	D _{D2}	D _{D1}	D _{B5}	V2	K1	K2
152	Q _{H1}	NC	= 1	L1	n.	/a
153	D _H 1	PH	= 0	L1	n,	/a
154	Q _{D1}	Q _{D5}	Q _{B6}	W2	K2	L1
155	D _{D1}	D _{D5}	D _B 6	W2	K2	L1
156	Q _{H5}	NC	= 1	L2	n,	/a
157	D _{H5}	PH	= 0	L2	n.	/a
158	Q _{D5}	Q _{D2}	Q _{B7}	W1	L1	M2
159	D _{D5}	D _{D2}	D _{B7}	W1	L1	M2
160	QH2	NC	= 1	M1	n.	/a
161	DH2	PH	= 0	M1	n/a	
162	Q	D6	Q _{B8}	V1	L2	N1
163	D	D6	D _{B8}	V1	L2	N1
164	QH6	NC	= 1	M2	n/a	
165	DH6	PH	= 0	M2	n/a	
166	Q	D7	Q _{B9}	U1	M2	P2
167	D	D7	D _B 9	U1	M2	P2
168	QH4	NC	= 1	P1	n.	/a
169	DH4	PH	= 0	P1	n,	/a
170	Q	D3	NC = 1	U2	N1	n/a
171	D	D3	PH = 0	U2	N1	n/a
172	Q _{H7}	NC	= 1	N2	n,	/a
173	D _{H7}	PH	= 0	N2	n,	/a
174	Q _{D4}	QD8	NC = 1	T2	N2	n/a
175	D _{D4}	DD8	PH = 0	T2	N2	n/a
176	Qнз	NC	= 1	N1	n	/a
177	Dнз	PH	= 0	N1	n.	/a
178	QD8	Q _{D4}	NC = 1	T1	P1	n/a

Rev: 2.16 3/2002 39/47 © 1999, Giga Semiconductor, Inc.

G2

H1

H1

H1

H2

H2

n/a

n/a

n/a

n/a

n/a

R5



GS8162Z18/36/72 Boundary Scan Chain Order (Cont.)

Order	x72	x36	x18		Bump	
Oldei	ΧIZ	X30	XIO	x72	x36	x18
179	D _{D8}	D _{D4}	PH = 0	T1	P1	n/a
180	Qн8	NC	= 1	P2	n/a	
181	Dн8	PH	= 0	P2	n.	/a
182	Q	D9	NC = 1	R1	P2	n/a
183	D	D9	PH = 0	R1	P2	n/a
184	Qн9	NC = 1		R2	n/a	
185	D _{H9}	PH = 0		R2	n/a	
186		LBO		T6	R3	
187	A 9	Δ	\ 5	V3	C	2
188	A 12	Д	A 4		В	3
189	A 8	Д	13	V4	C	:3
190	A 7	Δ	12	V5	R2	
191		A 1		V6	N4	
192		A 0		W6	Р	4
193		ZQ		F6	D4	
194		G		D6	F	4


Notes:

- 1. <u>Depending</u> on the package, some input pads of the scan chain may not be connected to any external pin. In such case: <u>LBO</u> = 1, ZQ = 1, PE = 0, SD = 0, ZZ = 0, FT = 1, DP = 1, and SCD = 1.
- 2. Every DQ pad consists of two scan registers—D is for input capture, and Q is for output capture.
- 3. A single register (#194) for controlling tristate of all the DQ pins is at the end of the scan chain (i.e., the last bit shifted in this tristate control is effective after JTAG EXTEST instruction is executed.
- 4. 1 = no connect, internally set to logic value 1
- 5. 0 = no connect, internally set to logic value 0
- 6. X = no connect, value is undefined



209 BGA Package Drawing (Package C)


14 mm x 22 mm Body, 1.0 mm Bump Pitch, 11 x 19 Bump Array



Symbol	Min	Тур	Max	Units
Α			1.70	mm
A1	0.40	0.50	0.60	mm
Ø b	0.50	0.60	0.70	mm
С	0.31	0.36	0.38	mm
D	21.9	22.0	22.1	mm
D1		18.0 (BSC)		mm
E	13.9	14.0	14.1	mm
E1		10.0 (BSC)		mm
е		1.00 (BSC)		mm
aaa		0.15		mm
Rev 1.0				•





Package Dimensions—165-Bump FPBGA (Package D)






Package Dimensions—119-Pin PBGA (Package B)





Top View

Bottom View



Package Dimensions—119-Pin PBGA

Symbol	Description	Min.	Nom.	Max
Α	Width	13.9	14.0	14.1
В	Length	21.9	22.0	22.1
С	Package Height (including ball)	1.73	1.86	1.99
D	Ball Size	0.60	0.75	0.90
Е	Ball Height	0.50	0.60	0.70
F	Package Height (excluding balls)	1.16	1.26	1.36
G	Width between Balls		1.27	
K	Package Height above board	0.65	0.70	0.75
R	Width of package between balls		7.62	
S	Length of package between balls		20.32	
T	Variance of Ball Height		0.15	

Unit: mm

Side View

BPR 1999.05.18



Ordering Information—GSI NBT Synchronous SRAM

Org	Part Number ¹	Туре	Package	Speed ² (MHz/ns)	T _A ³	Status
1M x 18	GS8162Z18B-250	NBT Pipeline/Flow Through	119 BGA	250/5.5	С	
1M x 18	GS8162Z18B-225	NBT Pipeline/Flow Through	119 BGA	225/6	С	
1M x 18	GS8162Z18B-200	NBT Pipeline/Flow Through	119 BGA	200/6.5	С	
1M x 18	GS8162Z18B-166	NBT Pipeline/Flow Through	119 BGA	166/7	С	
1M x 18	GS8162Z18B-150	NBT Pipeline/Flow Through	119 BGA	150/7.5	С	
1M x 18	GS8162Z18B-133	NBT Pipeline/Flow Through	119 BGA	133/8.5	С	
512K x 36	GS8162Z36B-250	NBT Pipeline/Flow Through	119 BGA	250/5.5	С	
512K x 36	GS8162Z36B-225	NBT Pipeline/Flow Through	119 BGA	225/6	С	
512K x 36	GS8162Z36B-200	NBT Pipeline/Flow Through	119 BGA	200/6.5	С	
512K x 36	GS8162Z36B-166	NBT Pipeline/Flow Through	119 BGA	166/7	С	
512K x 36	GS8162Z36B-150	NBT Pipeline/Flow Through	119 BGA	150/7.5	С	
512K x 36	GS8162Z36B-133	NBT Pipeline/Flow Through	119 BGA	133/8.5	С	
1M x 18	GS8162Z18D-250	NBT Pipeline/Flow Through	165 BGA	165 BGA 250/5.5 C		
1M x 18	GS8162Z18D-225	NBT Pipeline/Flow Through	165 BGA	225/6	С	
1M x 18	GS8162Z18D-200	NBT Pipeline/Flow Through	165 BGA	200/6.5	С	
1M x 18	GS8162Z18D-166	NBT Pipeline/Flow Through	165 BGA	166/7	С	
1M x 18	GS8162Z18D-150	NBT Pipeline/Flow Through	165 BGA	150/7.5	С	
1M x 18	GS8162Z18D-133	NBT Pipeline/Flow Through	165 BGA	133/8.5	С	
512K x 36	GS8162Z36D-250	NBT Pipeline/Flow Through	165 BGA	250/5.5	С	
512K x 36	GS8162Z36D-225	NBT Pipeline/Flow Through	165 BGA	225/6	С	
512K x 36	GS8162Z36D-200	NBT Pipeline/Flow Through	165 BGA	200/6.5	С	
512K x 36	GS8162Z36D-166	NBT Pipeline/Flow Through	165 BGA	166/7	С	
512K x 36	GS8162Z36D-150	NBT Pipeline/Flow Through	165 BGA	150/7.5	С	
512K x 36	GS8162Z36D-133	NBT Pipeline/Flow Through	165 BGA	133/8.5	С	
256K x 72	GS8162Z72C-250	NBT Pipeline/Flow Through	209 BGA	250/5.5	С	
256K x 72	GS8162Z72C-225	NBT Pipeline/Flow Through	209 BGA	225/6	С	
256K x 72	GS8162Z72C-200	NBT Pipeline/Flow Through	209 BGA			
256K x 72	GS8162Z72C-166	NBT Pipeline/Flow Through	209 BGA	166/7	С	
256K x 72	GS8162Z72C-150	NBT Pipeline/Flow Through	209 BGA	150/7.5	С	
256K x 72	GS8162Z72C-133	NBT Pipeline/Flow Through	209 BGA	133/8.5	С	

Notes:

- 1. Customers requiring delivery in Tape and Reel should add the character "T" to the end of the part number. Example: GS8162Z36B-200IT.
- 2. The speed column indicates the cycle frequency (MHz) of the device in Pipeline mode and the latency (ns) in Flow Through mode. Each device is Pipeline/Flow Through mode-selectable by the user.
- 3. $T_A = C = Commercial Temperature Range. T_A = I = Industrial Temperature Range.$
- 4. GSI offers other versions this type of device in many different configurations and with a variety of different features, only some of which are covered in this data sheet. See the GSI Technology web site (www.gsitechnology.com) for a complete listing of current offerings



GS8162Z18(B/D)/GS8162Z36(B/D)/GS8162Z72(C)

Org	Part Number ¹	Туре	Package	Speed ² (MHz/ns)	T _A ³	Status
1M x 18	GS8162Z18B-250I	NBT Pipeline/Flow Through	119 BGA	250/5.5	I	Not Available
1M x 18	GS8162Z18B-225I	NBT Pipeline/Flow Through	119 BGA	225/6	I	
1M x 18	GS8162Z18B-200I	NBT Pipeline/Flow Through	119 BGA	200/6.5	I	
1M x 18	GS8162Z18B-166I	NBT Pipeline/Flow Through	119 BGA	166/7	I	
1M x 18	GS8162Z18B-150I	NBT Pipeline/Flow Through	119 BGA	150/7.5	I	
1M x 18	GS8162Z18B-133I	NBT Pipeline/Flow Through	119 BGA	133/8.5	ı	
512K x 36	GS8162Z36B-250I	NBT Pipeline/Flow Through	119 BGA	250/5.5	I	Not Available
512K x 36	GS8162Z36B-225I	NBT Pipeline/Flow Through	119 BGA	225/6	I	
512K x 36	GS8162Z36B-200I	NBT Pipeline/Flow Through	119 BGA	200/6.5	I	
512K x 36	GS8162Z36B-166I	NBT Pipeline/Flow Through	119 BGA	166/7	I	
512K x 36	GS8162Z36B-150I	NBT Pipeline/Flow Through	119 BGA	150/7.5	I	
512K x 36	GS8162Z36B-133I	NBT Pipeline/Flow Through	119 BGA	133/8.5	I	
1M x 18	GS8162Z18D-250I	NBT Pipeline/Flow Through	165 BGA	250/5.5	I	Not Available
1M x 18	GS8162Z18D-225I	NBT Pipeline/Flow Through	165 BGA	225/6	I	
1M x 18	GS8162Z18D-200I	NBT Pipeline/Flow Through	165 BGA	200/6.5	I	
1M x 18	GS8162Z18D-166I	NBT Pipeline/Flow Through	165 BGA	166/7	I	
1M x 18	GS8162Z18D-150I	NBT Pipeline/Flow Through	165 BGA	150/7.5	I	
1M x 18	GS8162Z18D-133I	NBT Pipeline/Flow Through	165 BGA	133/8.5	I	
512K x 36	GS8162Z36D-250I	NBT Pipeline/Flow Through	165 BGA	250/5.5	I	
512K x 36	GS8162Z36D-225I	NBT Pipeline/Flow Through	165 BGA	225/6	I	
512K x 36	GS8162Z36D-200I	NBT Pipeline/Flow Through	165 BGA	200/6.5	I	
512K x 36	GS8162Z36D-166I	NBT Pipeline/Flow Through	165 BGA	166/7	I	
512K x 36	GS8162Z36D-150I	NBT Pipeline/Flow Through	165 BGA	150/7.5	I	
512K x 36	GS8162Z36D-133I	NBT Pipeline/Flow Through	165 BGA	133/8.5	I	
256K x 72	GS8162Z72C-250I	NBT Pipeline/Flow Through	209 BGA	250/5.5	I	Not Available
256K x 72	GS8162Z72C-225I	NBT Pipeline/Flow Through	209 BGA	225/6	I	
256K x 72	GS8162Z72C-200I	NBT Pipeline/Flow Through	209 BGA	200/6.5	I	
256K x 72	GS8162Z72C-166I	NBT Pipeline/Flow Through	209 BGA	166/7	I	
256K x 72	GS8162Z72C-150I	NBT Pipeline/Flow Through	209 BGA	150/7.5	I	
256K x 72	GS8162Z72C-133I	NBT Pipeline/Flow Through	209 BGA	133/8.5	I	

Notes:

- 1. Customers requiring delivery in Tape and Reel should add the character "T" to the end of the part number. Example: GS8162Z36B-200IT.
- 2. The speed column indicates the cycle frequency (MHz) of the device in Pipeline mode and the latency (ns) in Flow Through mode. Each device is Pipeline/Flow Through mode-selectable by the user.
- 3. $T_A = C = Commercial Temperature Range. T_A = I = Industrial Temperature Range.$
- 4. GSI offers other versions this type of device in many different configurations and with a variety of different features, only some of which are covered in this data sheet. See the GSI Technology web site (www.gsitechnology.com) for a complete listing of current offerings



18Mb Sync SRAM Datasheet Revision History

DS/DateRev. Code: Old; New	Types of Changes Format or Content	Page;Revisions;Reason
GS8162Z18/36/72B 1.00 9/ 1999A;GS8162Z18/36/ 72B2.0012/1999B	Content	Converted from 0.25u 3.3V process to 0.18u 2.5V process. Master File Rev B Added x72 Pinout.
GS8162Z18/36/72B2.00 12/ 1999BGS8162Z18/36/ 72B2.01 1/2000C	Format	Added new GSI Logo
GS8162Z18/36/72B2.01 1/ 2000C;GS8162Z18/36/ 72B2.02 1/2000D	Content	Added 209 Pin BGA Package diagram
GS8162Z18/36/72B2.02 1/ 2000DGS8162Z18/36/ 72B2.03 2/2000E		 Front page; Features - changed 2.5V I/O supply to 2.5V or3.3V I/O supply; Completeness Absolute Maximum Ratings; Changed VDDQ - Value: From:05 to VDD: to:05 to 3.6; Completeness. Recommended Operating Conditions; Changed: I/O Supply Voltage- Max. from VDD to 3.6; Input High Voltage- Max. from VDD +0.3 to 3.6; Same page - took out Note 1; Completeness Electrical Characteristics - Added second Output High Voltage line to table; completeness. Note: There was not a Rev 2.02 for the 8160Z or the 8161Z.
GS8162Z18/36/72B2.03 2/ 2000E; 8162Z18_r2_04	Content	Pin 6N changed to MCH.
8162Z18_r2_04; 8162Z18_r2_05	Content	Updated BGA pin description tables to meet JEDEC standards
8162Z18_r2_05; 8162Z18_42_06	Content	Changed the value of ZZ recovery in the AC Electrical Characteristics table on page 22 from 20 ns to 100 ns
8162Z18_r2_06; 8162Z18_r2_07	Content/Format	 Added 225 MHz speed bin Updated numbers in page 1 table, AC Characteristics table, and Operating Currents table Updated format to comply with Technical Publications standards
8162Z18_r2_07; 8162Z18_r2_08	Content	Changed V _{SSQ} references to V _{SS} Changed K4 and K8 in 209-bump BGA to NC
8162Z18_r2_08; 8162Z18_r2_09	Content	Updated numbers for Clock to Output Valid (PL) and Clock to Output Valid (FT) for 166 MHz and 133 MHz on AC Electrical Characteristics table
8162Z18_r2_09; 8162Z18_r2_10	Content	 Updated Features list on page 1 Completely reworked table on page 1 Updated Mode Pin Functions table on page 14



18Mb Sync SRAM Datasheet Revision History

DS/DateRev. Code: Old; New	Types of Changes Format or Content	Page;Revisions;Reason
8162Z18_r2_10; 8162Z18_r2_11	Content	 Added 3.3 V references to entire document Updated Operating Conditions table Updated JTAG section Updated Operating Currents table and added note Updated Boundary Scan Chain table Updated table on page 1; added power numbers
8162Z18_r2_11; 8162Z18_r2_11	Content	 Updated DQ on page 24 Updated DQ on page 26 (Q(A3)) Updated ID Register Contents table Updated Operating Currents table Updated power numbers in table on page 1 Updated Recommended Operating Conditions table (added V_{DDQ} references)
8162Z18_r2_12; 8162Z18_r2_13	Content	 Updated table on page 1 Added 119-Bump BGA Pin Description table Created recommended operating conditions tables on pages 19 and 20 Updated AC Electrical Characteristics table Updated Ordering Information for 225 MHz part (changed from 7ns to 6.5 ns) Updated BSR table (2 and 3 changed to X (value undefined)) Added 250 MHz speed bin Deleted 180 MHz speed bin
8162Z18_r2_13; 8162Z18_r2_14	Content	 Added parity bit references to x18 pad out and pin description table Updated x36 pinout (DQA pins listed twice)
8162Z18_r2_14; 8162Z18_r2_15	Content	Updated pin description tables to match pinouts
8162Z18_r2_15; 8162Z18_r2_16	Content	 Updated Flow Through power numbers in table on page 1 and Operating Currents table Updated Pipeline and Flow Through numbers in AC Characteristics table Added 165-bump BGA package, pinout, and pinout description Removed ByteSafe pins and references Updated AC Test Conditions table and removed Output Load 2 diagram