## FEATURES

- improved performance over TMC2242 in applications not requiring 1:1 low pass filtering
- Iow power ( 60 mA typical at $\boldsymbol{f}=\mathbf{2 0 M H z}$ )
- 40 MHz maximum clock rate
- single device exceeds CCIR 601 lowpass filter requirements
- true unity gain ( 0.0 dB ) at DC
- reduced output ringing with constant input in interpolation mode
- built-in TRS code protection
- 12 bit inputs and 16 bit outputs in 2's complement signed or unsigned formats
- user-selectable 8 to 16 bit output rounding
- can also be operated as a 9 or 21 tap chroma bandpass filter under user control
- single +5 V power supply
- three state outputs


## APPLICATIONS

- CCIR 601-compliant oversampling video A/D and

D/A conversion

- 2:1 interpolation and decimation
- 4:2:2 to 4:4:4 format conversion
- Chroma bandpass filtering

ORDERING INFORMATION

| Part Number | Package Type | Temperature Range |
| :---: | :---: | :---: |
| GF9102ACPM | 44 Pin PLCC | $0^{\circ}$ to $70^{\circ} \mathrm{C}$ |
| GF9102ACTM | 44 Pin PLCC Tape | $0^{\circ}$ to $70^{\circ} \mathrm{C}$ |



Revision Date: February 1996
ary 1996

| SYMBOL | PIN NO. | TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| CLK | 42 | 1 | System Clock. TTL input. All timing specifications are referenced to the rising edge of clock. |
| SYNC | 43 | । | Data Synchronization. TTL input with internal pull-up. This input is used to synchronize the incoming data with the GF9102A by holding SYNC high on clock N and low on clock $\mathrm{N}+1$ when the first data word is presented to the input $\mathrm{SI}_{11 . .0}$. SYNC may be held low until resynchronization is desired, or it may be clocked at half the clock rate. |
| $\mathrm{SI}_{11.0}$ | $\begin{aligned} & 40,37,36,35, \\ & 34,33,32,31, \\ & 30,27,26,25 \end{aligned}$ | I | Input Data Port. TTL inputs with internal pull-downs. Data is presented to this registered 12-bit data input port. This port can be programmed as two's complement signed or unsigned binary format. See the following section on input data format. Data is latched internally on every clock in decimate mode, and on every other clock in interpolate mode. $\mathrm{SI}_{11}$ is the MSB. |
| TCO | 2 | 1 | Two's Complement Output Format Control. TTL input with internal pull-down. When TCO is high, output data is presented in two's complement format. When TCO is low, the output is inverted offset binary, obtained by inverting bits $\mathrm{SO}_{14}$ through $\mathrm{SO}_{0}$, leaving $\mathrm{SO}_{15}$ unchanged. |
| $\overline{\mathrm{INT}}$ | 44 | 1 | Interpolate. Active low TTL input with internal pull-up. When the interpolate control is low, data is input at full clock speed and the chip inserts zeros between samples, padding the input to match the output rate. The GF9102A then interpolates between these alternate input data points to achieve full output data rate. |
| $\overline{\mathrm{DEC}}$ | 1 | 1 | Decimate. Active low TTL input with internal pull-down. When the decimate control is low, the output register is driven at half system clock speed, decimating the output data stream. When $\overline{\text { DEC }}$ and INT are low, the GF9102A will be programmed as a 21 tap or 9 tap bandpass filter depending on the state of the SYNC input. See Operation Mode Control below for more detail. |
| $\mathrm{RND}_{2 . .0}$ | 22, 23, 24 | । | Output Rounding Control. TTL inputs with internal pull-down. These pins set the position of the effective least significant bit of the output port by adding a rounding bit to the next lower internal bit and zeroing all outputs below the rounding bit. Additional rounding functions are added with the $\mathrm{SO}_{1}$ control input. See Table 6. |
| $\mathrm{SO}_{15 . .0}$ | $\begin{gathered} 4,5,6,7 \\ 8,9,10,11 \\ 14,15,16,17 \\ 18,19,20,21 \end{gathered}$ | 0 | Output Data Port. TTL outputs $\left(\mathrm{SO}_{3 . .0}\right.$ are bi-directional pins with an internal pull-down). The filtered result is available at this registered 16 -bit output port, half LSB rounded as determined by the rounding control word $\mathrm{RND}_{2 . .0} . \mathrm{SO}_{15}$ is the MSB. The $\mathrm{SO}_{3 . .0}$ control inputs enable additional formatting and rounding features as described below. |
| $\mathrm{SO}_{3.0}$ | 18, 19, 20, 21 | I/O | Output Data Port. TTL bi-directional pins with internal pull-down. The $\mathrm{SO}_{0}$ control input enables the unsigned input and output format. The $\mathrm{SO}_{1}$ control input enables 8 -bit rounding or CCIR 601 8 -bit and 10 -bit modes of operation. $\mathrm{SO}_{3.2}$ are reserved for future functions. |
| $\overline{\mathrm{OE}}$ | 3 | । | Output Enable. Active low TTL input with internal pull-up. When this asynchronous input is high, the output data port is in the high impedance state. |
| VDD | 13, 29, 38 |  | $+5 \mathrm{~V} \pm 5 \%$ power supply. |
| GND | 12, 28, 39, 41 |  | Ground |



Fig. 1 GF9102A Pin Connections

LOWPASS FILTER CHARACTERISTICS at SAMPLING FREQUENCY OF 27MHz

| PARAMETER | VALUE |
| :--- | :---: |
| Filter Order | 53 |
| Pass Band Ripple | $< \pm 0.02 \mathrm{~dB}$ |
| Pass Band Edge | 5.75 MHz |
| DC Gain | 0.00 dB |
| $6.75 \mathrm{MHz}(f \mathrm{~s} / 4)$ Attenuation | 12.4 dB |
| Minimum Stop Band Attenuation | $>58 \mathrm{~dB}$ |
| Stop Band Edge | 7.4 MHz |



Fig. 2 Frequency Response of the Decimation/Interpolation Filter (Sampling at 27 MHz )


Fig. 4 Step Response of Decimation Filter


Fig. 6 Frequency Response of the Bandpass Filter Transition Band (Sampling at 14.31818 MHz )


Fig. 3 Frequency Response of the Decimation/Interpolation Filter Passband (Sampling at 27 MHz )


Fig. 5 Frequency Response of the Bandpass Filter (Sampling at 14.31818 MHz )


Fig. 7 Frequency Response of the Bandpass Filter Passband (Sampling at 14.31818 MHz )

Table 1: Input Data Format and Bit Weighting
Two's complement signed binary, data range: $-1 \leq \mathrm{SI}<1$

| $\mathrm{SI}_{11}$ | $\mathrm{SI}_{10}$ | $\mathrm{SI}_{9}$ | $\mathrm{SI}_{8}$ | $\mathrm{SI}_{7}$ | $\mathrm{SI}_{6}$ | $\mathrm{SI}_{5}$ | $\mathrm{SI}_{4}$ | $\mathrm{SI}_{3}$ | $\mathrm{SI}_{2}$ | $\mathrm{SI}_{1}$ | $\mathrm{SI}_{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $-2^{0}$ | $2^{-1}$ | $2^{-2}$ | $2^{-3}$ | $2^{-4}$ | $2^{-5}$ | $2^{-6}$ | $2^{-7}$ | $2^{-8}$ | $2^{-9}$ | $2^{-10}$ | $2^{-11}$ |

Unsigned binary, data range: $0 \leq \mathrm{SI}<256$

| $\mathrm{SI}_{11}$ | $\mathrm{SI}_{10}$ | $\mathrm{SI}_{9}$ | $\mathrm{SI}_{8}$ | $\mathrm{SI}_{7}$ | $\mathrm{SI}_{6}$ | $\mathrm{SI}_{5}$ | $\mathrm{SI}_{4}$ | $\mathrm{SI}_{3}$ | $\mathrm{SI}_{2}$ | $\mathrm{SI}_{1}$ | $\mathrm{SI}_{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $2^{7}$ | $2^{6}$ | $2^{5}$ | $2^{4}$ | $2^{3}$ | $2^{2}$ | $2^{1}$ | $2^{0}$ | $2^{-1}$ | $2^{-2}$ | $2^{-3}$ | $2^{-4}$ |

Table 2: Output Data Format and Bit Weighting
Two's complement signed binary, data range: $-1 \leq \mathrm{SO}<1$

| $\mathrm{SO}_{15}$ | $\mathrm{SO}_{14}$ | $\mathrm{SO}_{13}$ | $\mathrm{SO}_{12}$ | $\mathrm{SO}_{11}$ | $\mathrm{SO}_{10}$ | $\mathrm{SO}_{9}$ | $\mathrm{SO}_{8}$ | $\mathrm{SO}_{7}$ | $\mathrm{SO}_{6}$ | $\mathrm{SO}_{5}$ | $\mathrm{SO}_{4}$ | $\mathrm{SO}_{3}$ | $\mathrm{SO}_{2}$ | $\mathrm{SO}_{1}$ | $\mathrm{SO}_{0}$ |
| :---: | :---: | :---: | :---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | :---: |
| $-2^{0}$ | $2^{-1}$ | $2^{-2}$ | $2^{-3}$ | $2^{-4}$ | $2^{-5}$ | $2^{-6}$ | $2^{-7}$ | $2^{-8}$ | $2^{-9}$ | $2^{-10}$ | $2^{-11}$ | $2^{-12}$ | $2^{-13}$ | $2^{-14}$ | $2^{-15}$ |

Unsigned binary, data range: $0 \leq \mathrm{SO}<256$

| $\mathrm{SO}_{15}$ | $\mathrm{SO}_{14}$ | $\mathrm{SO}_{13}$ | $\mathrm{SO}_{12}$ | $\mathrm{SO}_{11}$ | $\mathrm{SO}_{10}$ | $\mathrm{SO}_{9}$ | $\mathrm{SO}_{8}$ | $\mathrm{SO}_{7}$ | $\mathrm{SO}_{6}$ | $\mathrm{SO}_{5}$ | $\mathrm{SO}_{4}$ | $\mathrm{SO}_{3}$ | $\mathrm{SO}_{2}$ | $\mathrm{SO}_{1}$ | $\mathrm{SO}_{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $2^{7}$ | $2^{6}$ | $2^{5}$ | $2^{4}$ | $2^{3}$ | $2^{2}$ | $2^{1}$ | $2^{0}$ | $2^{-1}$ | $2^{-2}$ | $2^{-3}$ | $2^{-4}$ | $2^{-5}$ | $2^{-6}$ | $2^{-7}$ | $2^{-8}$ |

Table 3: Operation Mode Control

| $\overline{\mathrm{DEC}}$ | $\overline{\mathrm{INT}}$ | Sync | Mode | Description | Device Latency | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | Bandpass1 | 21 Tap Bandpass | 18 Clock Cycles | 2 |
| 0 | 0 | 1 | Bandpass2 | 9 Tap Bandpass Gain=2 | 18 Clock Cycles | 2 |
| 0 | 1 | Sync | Decimating | Gain=1 | 33 Clock Cycles | 1 |
| 1 | 0 | Sync | Interpolating | Gain=0.5 | 33 Clock Cycles | 1 |
| 1 | 0 | Sync | Interpolating | Gain=1 for unsigned input ${ }^{3}$ | 33 Clock Cycles | 2 |
| 1 | 1 | Sync | Pass through | Top 12 bit pass through | 33 Clock Cycles | 2 |

Notes: 1. This operating mode is compatible with TMC2242.
2. This is an enhanced operating mode of the GF9102A.
3. This mode is invoked using the $\mathrm{SO}_{0}$ pin. See I/O Format control below.

Table 4: I/O Format Control

| RND $_{2 . .0}$ | SO $_{0}{ }^{3}$ | TCO | Input $^{5}$ | Output $^{5}$ | Notes |
| :--- | :---: | :---: | :---: | :---: | :---: |
| RND $=000$ | Output | 0 | Signed | I_Unsigned | 1 |
| RND $\neq 000$ | 0 | 1 | Signed | Signed |  |
|  |  | 0 | Signed | I_Unsigned | 1 |
| RND $\neq 000$ | 1 | 0 | Signed | Signed |  |
|  |  | 1 | Unsigned ${ }^{4}$ | Unsigned | 2 |
|  |  | Unsigned | Signed | Limit output up to 15 bits |  |

Notes: 1. This operating mode is compatible with TMC2242.
2. This is an enhanced operating mode of the GF9102A.
3. $\mathrm{SO}_{0}$, the LSB of the output is a bi-directional pad with a large pull-down resistor. This pin does not have to be connected. When this pin is not connected the GF9102A defaults to a mode compatible with the TMC2242.
4. Application notes for the TMC2242 suggest grounding the MSB of the input if the input data is unsigned as in most A/D converters. This method limits the input to 11 bits and leads to potential output non-saturated type overflow since the MSB of the output is ignored.
5. Signed: two's complement binary data.

I_unsigned: invert all bits in signed data except for the MSB; also called inverted offset binary. Unsigned: invert MSB of signed data; also called offset binary.

Table 5: Output Rounding Control

| $\mathrm{RND}_{2.0}$ | $\mathrm{SO}_{1}{ }^{3}$ | No. of Output Bits | Description | Notes |
| :--- | :---: | :---: | :---: | :---: |
| 000 | Output | 16 | Rounding to 16 bit | 1 |
| 001 | Output | 15 | Rounding to 15 bit | 1 |
| 010 | 0 | 14 | Rounding to 14 bit | 1 |
| 011 | 0 | 13 | Rounding to 13 bit | 1 |
| 100 | 0 | 12 | Rounding to 12 bit | 1 |
| 101 | 0 | 11 | Rounding to 11 bit | 1 |
| 110 | 0 | 10 | Rounding to 10 bit | 1 |
| 111 | 1 | 9 | Rounding to 9 bit | 1 |
| 100 | 1 | 10 | Rounding to 8 bit | 2 |
| 110 | 1 | 8 | CCIR 60110 bit data format ${ }^{4}$ | 2 |
| 101 |  |  | CCIR 6018 bit data format 5 | 2 |

Notes: 1. This operating mode is compatible with TMC2242.
2. This is an enhanced operating mode of the GF9102A.
3. $\mathrm{SO}_{1}$, the second LSB of the output is a bi-directional pad with a large pull-down resistor. This pin does not have to be connected. When this pin is not connected the GF9102A defaults to a mode compatible with the TMC2242.
4. CCIR 60110 bit data format range from Hex 004 to 3FB.
5. CCIR 6018 bit data format range from Hex 01 to FE.

Table 6: Extra Control Input Pins using the Four Least Significant Bi-directional Output Pads $\mathrm{SO}_{3 . .0}$

| Conditions to allow <br> Control Inputs | Output Pad $^{1}$ | Function | Notes |
| :--- | :--- | :--- | :---: |
| RND $\neq 000$ | $\mathrm{SO}_{0}=1$ | Unsigned input | 2 |
| $\mathrm{RND}=100$ | $\mathrm{SO}_{1}=1$ | 8 bit output rounding | 2 |
| $\mathrm{RND}=110$ | $\mathrm{SO}_{1}=1$ | CCIR 601 10 bit data format | 2 |
| $\mathrm{RND}=101$ | $\mathrm{SO}_{1}=1$ | CCIR 6018 bit data format | 2 |
| $\mathrm{RND}=1 \mathrm{XX}$ | $\mathrm{SO}_{2}$ | Reserved |  |
| $\mathrm{RND}=1 \mathrm{XX}$ | $\mathrm{SO}_{3}$ | Reserved |  |

Notes: 1. $\mathrm{SO}_{3 . .0}$ pins are bi-directional with a large pull-down resistor. These pins do not have to be connected. When these pins are not connected the GF9102A defaults to a mode compatible with the TMC2242.
2. This is an enhanced operating mode of the GF9102A.

Table 7: Input Step Response

| INPUT | OUTPUT |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | DECIMATION |  | INTERPOLATION |  |
|  | $\overline{\mathrm{NT}}=1, \quad \overline{\mathrm{DEC}}=0$ | SYNC | $\overline{\mathrm{INT}}=0, \quad \overline{\mathrm{DEC}}=1$ | SYNC |
| XXX | XXX | 1 | XXX | 1 |
| 400 | XX | 0 | XX | 0 |
| 400 | XX | 0 | XX | 0 |
| - | - | - | - | - |
| 55 cycles • | - | - | - | - |
| - | - | - | - | - |
| 400 | 4000 | 0 | 2000 | 0 |
| 400 | 4000 | 0 | 2000 | 0 |
| 000 | 4000 | 0 | 2000 | 0 |
| - | - | - | - | - |
| - | - | - | - | - |
| - | - | - | - | - |
| 000 | 44E2 | 0 | 244A | 0 |
| 000 | 44E2 | 0 | 1F6A | 0 |
| 000 | 2F6A | 0 | 1000 | 0 |
| 000 | 2F6A | 0 | 0096 | 0 |
| 000 | FC4C | 0 | FBB6 | 0 |
| 000 | FC4C | 0 | FF68 | 0 |
| - | - | - | - | - |
| - | - | - | - | - |
| - | - | - | - | - |
| 000 | 0000 | 0 | 0000 | 0 |

Maximum Ringing

Minimum Ringing

Steady State
NOTE: $\mathrm{TCO}=1$

## ABSOLUTE MAXIMUM RATINGS

| PARAMETER | VALUE |
| :--- | ---: |
| Supply Voltage | -0.3 to +7.0 V |
| Input Voltage Range | 0.5 to (VDD +0.5$) \mathrm{V}$ |
| Operating Temperature Range | $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{S}} \leq 150^{\circ} \mathrm{C}$ |
| Lead Temperature (soldering, 10 sec ) | $260^{\circ} \mathrm{C}$ |



## ELECTRICAL CHARACTERISTICS

Conditions: $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=0^{\circ}$ to $70^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{L}}=150 \Omega$ to GND and $144 \Omega \mathrm{AC}$ coupled unless otherwise shown.

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | $V_{D D}$ |  | 4.75 | 5 | 5.25 | volts |
| Supply Current Quiescent | $\mathrm{I}_{\mathrm{DDQ}}$ | $\mathrm{V}_{\mathrm{DD}}=\mathrm{Max}, \mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ | - | 5 | 10 | mA |
| Supply Current Unloaded | $\mathrm{I}_{\text {DDU }}$ | $\mathrm{V}_{\mathrm{DD}}=\mathrm{Max}, \overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{DD}}, f=20 \mathrm{MHz}$ | - | $60^{1}$ | 95 | mA |
| Input Voltage, Logic Low | $V_{\text {IL }}$ |  | - | - | 0.8 | volts |
| Input Voltage, Logic High | $\mathrm{V}_{1 H}$ |  | 2.0 | - | - | volts |
| Switching Threshold | $\mathrm{V}_{\mathrm{T}}$ | TTL | - | 1.5 | - | volts |
| Input Current: (TTL Inputs) Inputs with Pulldown Resistors Inputs with Pullup Resistors | $\mathrm{I}_{\mathrm{IN}}$ | $\begin{aligned} & V_{I N}=V_{D D O R} V_{S S} \\ & V_{I N}=V_{D D} \\ & V_{I N}=V_{S S} \end{aligned}$ | $\begin{aligned} & -10 \\ & 35 \\ & -35 \end{aligned}$ | $\begin{gathered} \pm 1 \\ 115 \\ -115 \end{gathered}$ | 10 <br> 222 $-214$ | $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ |
| Ouput Voltage, Logic Low | $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{V}_{\mathrm{DD}}=\mathrm{Min}, \mathrm{I}_{\mathrm{OL}}=6 \mathrm{~mA}$ | - | 0.2 | 0.4 | volts |
| Ouput Voltage, Logic High | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{V}_{\mathrm{DD}}=\mathrm{Min}, \mathrm{I}_{\mathrm{OH}}=-6 \mathrm{~mA}$ | 2.4 | 4.5 | - | volts |
| Hi-Z Output Leakage Current | $\mathrm{I}_{\mathrm{OZ}}$ | $V_{D D}=M a x, \overline{O E}=1$ | -10 | $\pm 1$ | 10 | $\mu \mathrm{A}$ |
| Short Circuit Output Current | $\mathrm{I}_{\text {OS }}$ | $V_{D D}=M a x$, output high one pin to ground, one second duration max | - | - | 210 | mA |
| Input Capacitance | $\mathrm{C}_{\text {IN }}$ | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, f=1 \mathrm{MHz}$ | - | - | 10 | pF |
| Output Capacitance | $\mathrm{C}_{\text {OUT }}$ | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, f=1 \mathrm{MHz}$ | - | - | 10 | pF |
| Ambient Temperature, Still Air | T ${ }_{\text {A }}$ |  | 0 | - | 70 | ${ }^{\circ} \mathrm{C}$ |

NOTE 1: Supply current may fluctuate with changes in data pattern.


Fig. 8a Equivalent Input Circuit


Fig. 8b Equivalent Output Circuit

SWITCHING CHARACTERISTICS, $T_{A}$ from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ unless otherwise specified.

| NAME | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{D}$ | Output delay | $\mathrm{V}_{\mathrm{DD}}=\mathrm{Min}, \mathrm{C}_{\mathrm{L}}=25 \mathrm{pF}$ | - | - | 15 | ns |
| $\mathrm{t}_{\mathrm{OH}}$ | Output hold | $\mathrm{V}_{\mathrm{DD}}=\mathrm{Max}, \mathrm{C}_{\mathrm{L}}=25 \mathrm{pF}$ | 3 | - | - | ns |
| $t_{E N}$ | Output enable | $V_{\text {DD }}=$ Min, $C_{L}=25 \mathrm{pF}$ | - | - | 15 | ns |
| $t_{\text {DIS }}$ | Output disable | $\mathrm{V}_{\mathrm{DD}}=\mathrm{Min}, \mathrm{C}_{\mathrm{L}}=25 \mathrm{pF}$ | - | - | 15 | ns |
| $\mathrm{t}_{\mathrm{CY}}$ | Cycle time |  | 25 | - | - | ns |
| $t_{\text {PWL }}$ | Clock pulse width low |  | 10 | - | - | ns |
| $t_{\text {PWH }}$ | Clock pulse width high |  | 10 | - | - | ns |
| $t_{s}$ | Input setup time |  | 6 | - | - | ns |
| $\mathrm{t}_{\mathrm{H}}$ | Input hold time |  | 0 | - | - | ns |



Fig. 9 Timing Diagram - Decimation $\overline{\mathrm{INT}}=1, \overline{\mathrm{DEC}}=0, \mathrm{SYNC}=$ SYNC


Fig. 10 Timing Diagram - Interpolation $\overline{\mathrm{INT}}=0, \overline{\mathrm{DEC}}=1, \mathrm{SYNC}=$ SYNC


Fig. 11 Timing Diagram - Decimation $\overline{\mathrm{NT}}=0, \overline{\mathrm{DEC}}=0, \mathrm{SYNC}=0$ or $\operatorname{SYNC}=1$


Fig. 12 Timing Diagram - Decimation $\overline{\mathrm{NT}}=1, \overline{\mathrm{DEC}}=1, \mathrm{SYNC}=$ SYNC


Fig. 13 Threshold Levels for Three State Measurement

