16-bit Proprietary Microcontroller

CMOS

F²MC-16LX MB90570 Series

MB90573/574/574C/F574/F574A/V570/V570A


DESCRIPTION

The MB90570 series is a general-purpose 16-bit microcontroller developed and designed by Fujitsu for process control applications in consumer products that require high-speed real time processing. It contains an I²C*² bus interface that allows inter-equipment communication to be implemented readily. This product is well adapted to car audio equipment, VTR systems, and other equipment and systems.

The instruction set of F²MC-16LX CPU core inherits AT architecture of F²MC^{*1} family with additional instruction sets for high-level languages, extended addressing mode, enhanced multiplication/division instructions, and enhanced bit manipulation instructions. The microcontroller has a 32-bit accumulator for processing long word data.

The MB90570 series has peripheral resources of an 8/10-bit A/D converter, an 8-bit D/A converter, UART (SCI), an extended I/O serial interface, an 8/16-bit up/down counter/timer, an 8/16-bit PPG timer, I/O timer (a 16-bit free run timer, an input capture (ICU), an output compare (OCU)).

- *1: F²MC stands for FUJITSU Flexible Microcontroller.
- *2: Purchase of Fujitsu I²C components conveys a license under the Philips I²C Patent Rights to use these components in an I²C system, provided that the system conforms to the I²C Standard Specification as defined by Philips.



PACKAGE

■ FEATURES

 Clock Embedded PLL clock multiplication circuit Operating clock (PLL clock) can be selected from 1/2 to 4× oscillation (at oscillation of 4 MHz, 4 MHz to 16 MHz). Minimum instruction execution time: 62.5 ns (at oscillation of 4 MHz, 4× PLL clock, operation at Vcc of 5.0 V) Maximum memory space 16 Mbytes Instruction set optimized for controller applications Rich data types (bit, byte, word, long word) Rich addressing mode (23 types) Enhanced signed multiplication/division instruction and RETI instruction functions Enhanced precision calculation realized by the 32-bit accumulator Instruction set designed for high level language (C) and multi-task operations Adoption of system stack pointer Enhanced pointer indirect instructions Barrel shift instructions Program patch function (for two address pointers) Enhanced execution speed 4-byte instruction queue • Enhanced interrupt function 8 levels, 34 factors Automatic data transmission function independent of CPU operation Extended intelligent I/O service function (EI2OS): Up to 16 channels Embedded ROM size and types Mask ROM: 128 kbytes/256 kbytes Flash ROM: 256 kbytes Embedded RAM size: 6 kbytes/10 kbytes (mask ROM) 10 kbytes (flash memory) 10 kbytes (evaluation device) Low-power consumption (standby) mode Sleep mode (mode in which CPU operating clock is stopped) Stop mode (mode in which oscillation is stopped) CPU intermittent operation mode Hardware standby mode Process CMOS technology • I/O port

General-purpose I/O ports (CMOS): 63 ports General-purpose I/O ports (with pull-up resistors): 24 ports General-purpose I/O ports (open-drain): 10 ports Total: 97 ports

(Continued)
• Timer
Timebase timer/watchdog timer: 1 channel
8/16-bit PPG timer: 8-bit \times 2 channels or 16-bit \times 1 channel
 8/16-bit up/down counter/timer: 1 channel (8-bit × 2 channels)
 16-bit I/O timer
16-bit free run timer: 1 channel
Input capture (ICU): Generates an interrupt request by latching a 16-bit free run timer counter value upon detection of an edge input to the pin.
Output compare (OCU): Generates an interrupt request and reverse the output level upon detection of a match
between the 16-bit free run timer counter value and the compare setting value.
Extended I/O serial interface: 3 channels
 I²C interface (1 channel)
Serial I/O port for supporting Inter IC BUS
UART0 (SCI), UART1 (SCI)
With full-duplex double buffer
Clock asynchronized or clock synchronized transmission can be selectively used.
 DTP/external interrupt circuit (8 channels)
A module for starting extended intelligent I/O service (EI ² OS) and generating an external interrupt triggered by an external input.
 Delayed interrupt generation module
Generates an interrupt request for switching tasks.
 8/10-bit A/D converter (8 channels)
8/10-bit resolution
Starting by an external trigger input.
Conversion time: 26.3 µs
 8-bit D/A converter (based on the R-2R system)
8-bit resolution: 2 channels (independent)
Setup time: 12.5 μs
Clock timer: 1 channel
Chip select output (8 channels)
An active level can be set.
Clock output function

■ PRODUCT LINEUP

Part number Item		MB90573	MB90574/C	MB90F574/A	MB90V570/A
		11200070	11030374/0		MB301370/A
Classification)	Mask ROM products Flash ROM produ		Flash ROM products	Evaluation product
ROM size		128 kbytes	128 kbytes 256 kbytes		None
RAM size		6 kbytes	6 kbytes 10 kbytes		
CPU functions			Instruction bit len Instruction length Data bit length: 1 execution time: 62.5	instructions: 340 ogth: 8 bits, 16 bits I: 1 byte to 7 bytes bit, 8 bits, 16 bits ns (at machine clock o achine clock of 16 MH	
Ports		Gen	eral-purpose I/O port al-purpose I/O ports	orts (CMOS output): 6 s (with pull-up resistor (N-ch open-drain outp al: 97): 24
UART0 (SCI), UART1 (SCI)		Clock synchronized transmission (62.5 kbps to 1 Mbps) Clock asynchronized transmission (1202 bps to 9615 bps) Transmission can be performed by bi-directional serial transmission or by master/slave connection.			
8/10-bit A/D converter		Resolution: 8/10-bit Number of inputs: 8 One-shot conversion mode (converts selected channel only once) Scan conversion mode (converts two or more successive channels and can program up to 8 channels.) Continuous conversion mode (converts selected channel continuously) Stop conversion mode (converts selected channel and stop operation repeatedly)			
8/16-bit PPG timer		A pulse wave	PPG operation e of given intervals a	1 (or 8-bit \times 2 channels of 8-bit or 16-bit nd given duty ratios ca tion of 4 MHz, machir	an be output.
8/16-bit up/down counter/ timer		Number of channels: 1 (or 8-bit × 2 channels) Event input: 6 channels 8-bit up/down counter/timer used: 2 channels 8-bit re-load/compare function supported: 1 channel		s	
	16-bit free run timer	Number of channel: 1 Overflow interrupts			
16-bit I/O timer	Output compare (OCU)	Pin i		channels: 4 signal of compare reg	ister
	Input capture (ICU)	Rewriting a rec		channels: 2 n input (rising, falling,	or both edges)

(Continued)

Part number	MB90573	MB90574/C	MB90F574/A	MB90V570/A
DTP/external interrupt circuit	Number of inputs: 8 Started by a rising edge, a falling edge, an "H" level input, or an "L" level input. External interrupt circuit or extended intelligent I/O service (EI ² OS) can be used.			
Delayed interrupt generation module	An interrupt generation module for switching tasks used in real time operating systems.			
Extended I/O serial interface	Clock synchronized transmission (3125 bps to 1 Mbps) LSB first/MSB first			
I ² C interface	Serial I/O port for supporting Inter IC BUS			
Timebase timer	18-bit counter Interrupt interval: 1.024 ms, 4.096 ms, 16.384 ms, 131.072 ms (at oscillation of 4 MHz)			
8-bit D/A converter	8-bit resolution Number of channels: 2 channels Based on the R-2R system			
Watchdog timer	Reset generation interval: 3.58 ms, 14.33 ms, 57.23 ms, 458.75 ms (at oscillation of 4 MHz, minimum value)			s, 458.75 ms
Low-power consumption (standby) mode	Sleep/stop/CPU intermittent operation/clock timer/hardware standby			
Process		CM	OS	
Power supply voltage for operation*	4.5 V to 5.5 V			

* : Varies with conditions such as the operating frequency. (See section "■ Electrical Characteristics.") Assurance for the MB90V570/A is given only for operation with a tool at a power voltage of 4.5 V to 5.5 V, an operating temperature of 0 to +25°C, and an operating frequency of 1 MHz to 16 MHz.

■ PACKAGE AND CORRESPONDING PRODUCTS

Package	MB90573	MB90574	MB90F574/A	MB90574C
FPT-120P-M05	0	0	0	×
FPT-120P-M13	0	0	0	0
FPT-120P-M21	×	×	0	0

 \bigcirc : Available \times : Not available

Note: For more information about each package, see section "
Package Dimensions."


■ DIFFERENCES AMONG PRODUCTS

Memory Size

In evaluation with an evaluation product, note the difference between the evaluation product and the product actually used. The following items must be taken into consideration.

- The MB90V570/A does not have an internal ROM, however, operations equivalent to chips with an internal ROM can be evaluated by using a dedicated development tool, enabling selection of ROM size by settings of the development tool.
- In the MB90V570/A, images from FF4000H to FFFFFH are mapped to bank 00, and FE0000H to FF3FFFH to mapped to bank FE and FF only. (This setting can be changed by configuring the development tool.)
- In the MB90F574/574/573/F574A/574C, images from FF4000_H to FFFFF_H are mapped to bank 00, and FF0000_H to FF3FFF_H to bank FF only.
- The products designated with /A or /C are different from those without /A or /C in that they are DTP/externallyinterrupted types which return from standby mode at the ch.0 to ch.1 edge request.

PIN ASSIGNMENT



■ PIN DESCRIPTION

Pin no.			
LQFP-120 *1 QFP-120 *2	Pin name	Circuit type	Function
92,93	X0,X1	А	High speed oscillator input pins
74,73	X0A,X1A	В	Low speed oscillator input pins
89 to 87	MD0 to MD2	С	These are input pins used to designate the operating mode. They should be connected directly to Vcc or Vss.
90	RST	С	Reset input pin
86	HST	С	Hardware standby input pin
95 to 102	P00 to P07	D	In single chip mode, these are general purpose I/O pins. When set for input, they can be set by the pull-up resistance setting register (RDR0). When set for output, this setting will be invalid.
	AD00 to AD07		In external bus mode, these pins function as address low output/data low I/O pins.
103 to 110	P10 to P17	D	In single chip mode, these are general purpose I/O pins. When set for input, they can be set by the pull-up resistance setting register (RDR1). When set for output, the setting will be invalid.
	AD08 to AD15		In external bus mode, these pins function as address middle output/data high I/O pins.
111 to 118	P20 to P27	Е	In single chip mode this is a general-purpose I/O port.
	A16 to A23		In external bus mode, these pins function as address high output pins.
120	P30	E	In single chip mode this is a general-purpose I/O port.
	ALE		In external bus mode, this pin functions as the address latch enable signal output pin.
1	P31	E	In single chip mode this is a general-purpose I/O port.
	RD		In external bus mode, this pin functions as the read strobe signal output pin.
2	P32	E	In single chip mode this is a general-purpose I/O port.
	WRL		In external bus mode, this pin functions as the data bus lower 8-bit write strobe signal output pin.
3	P33	E	In single chip mode this is a general-purpose I/O port.
	WRH		In external bus mode, this pin functions as the data bus upper 8-bit write strobe signal output pin.
4	P34	Е	In single chip mode this is a general-purpose I/O port.
	HRQ		In external bus mode, this pin functions as the hold request signal input pin.
5	P35	Е	In single chip mode this is a general-purpose I/O port.
	HAK		In external bus mode, this pin functions as the hold acknowledge signal output pin.
6	P36	Е	In single chip mode this is a general-purpose I/O port.
	RDY		In external bus mode, this pin functions as the ready signal input pin.

*1: FPT-120P-M05

*2: FPT-120P-M13,FPT-120P-M21

Pin no.			
LQFP-120 *1 QFP-120 *2	Pin name	Circuit type	Function
7	P37	E	In single chip mode this is a general-purpose I/O port.
	CLK		In external bus mode, this pin functions as the clock (CLK) signal output pin.
9	P40	F	In single chip mode this is a general-purpose I/O port. It can be set to open drain by the ODR4 register.
	SIN0		This is also the UART ch.0 serial data input pin. While UART ch.0 is in input operation, this input signal is in continuous use, and therefore the output function should only be used when needed. If shared by output from other functions, this pin should be output disabled during SIN operation.
10	P41	F	In single chip mode this is a general-purpose I/O port. It can be set to open drain by the ODR4 register.
	SOT0		This is also the UART ch.0 serial data output pin. This function is valid when UART ch.0 is enabled for data output.
11	P42	F	In single chip mode this is a general-purpose I/O port. It can be set to open drain by the ODR4 register.
	SCK0		This is also the UART ch.0 serial clock I/O pin. This function is valid when UART ch.0 is enabled for clock output.
12	P43	F	In single chip mode this is a general-purpose I/O port. It can be set to open-drain by the ODR4 register.
	SIN1		This is also the UART ch.1 serial data input pin. While UART ch.1 is in input operation, this input signal is in continuous use, and therefore the output function should only be used when needed. If shared by output from other functions, this pin should be output disabled during SIN operation.
13	P44	F	In single chip mode this is a general-purpose I/O port. It can be set to opendrain by the ODR4 register.
	SOT1		This is also the UART ch.1 serial data output pin. This function is valid when UART ch.1 is enabled for data output.
14	P45	F	In single chip mode this is a general-purpose I/O port. It can be set to open drain by the ODR4 register.
	SCK1		This is also the UART ch.1 serial clock I/O pin. This function is valid when UART ch.1 is enabled for clock output.
15,16	P46,P47	F	In single chip mode this is a general-purpose I/O port. It can be set to open drain by the ODR4 register.
	PPG0,PPG1		These are also the PPG0, 1 output pins. This function is valid when PPG0, 1 output is enabled.
17	P50	E	In single chip mode this is a general-purpose I/O port.
	SIN2		This is also the I/O serial ch.0 data input pin. During serial data input, this input signal is in continuous use, and therefore the output function should only be used when needed.

*1: FPT-120P-M05

*2: FPT-120P-M13,FPT-120P-M21

QFP-120 *2 18 P 18 P 19 P 20 P 21 P 22 P	Pin name P51 SOT2 P52 SCK2 P53 SIN3 P54 SOT3	Circuit type E E E E E	Function In single chip mode this is a general-purpose I/O port. This is also the I/O serial ch.0 data output pin. This function is valid when serial ch.0 is enabled for serial data output. In single chip mode this is a general-purpose I/O port. This is also the I/O serial ch.0 clock I/O pin. This function is valid when serial ch.0 is enabled for serial data output. In single chip mode this is a general-purpose I/O port. This is also the I/O serial ch.0 clock I/O pin. This function is valid when serial ch.0 is enabled for serial data output. In single chip mode this is a general-purpose I/O port. This is also the I/O serial ch.1 data input pin. During serial data input, this input signal is in continuous use, and therefore the output function should only be used when needed.
19 P 19 P 20 P 20 S 21 P 22 P	SOT2 P52 SCK2 P53 SIN3 P54 SOT3	E	 This is also the I/O serial ch.0 data output pin. This function is valid when serial ch.0 is enabled for serial data output. In single chip mode this is a general-purpose I/O port. This is also the I/O serial ch.0 clock I/O pin. This function is valid when serial ch.0 is enabled for serial data output. In single chip mode this is a general-purpose I/O port. In single chip mode this is a general-purpose I/O port. This is also the I/O serial ch.1 data input pin. During serial data input, this input signal is in continuous use, and therefore the output function should only be used when needed.
19 P S 20 P S 21 P S 22 P	P52 SCK2 P53 SIN3 P54 SOT3	E	 serial ch.0 is enabled for serial data output. In single chip mode this is a general-purpose I/O port. This is also the I/O serial ch.0 clock I/O pin. This function is valid when serial ch.0 is enabled for serial data output. In single chip mode this is a general-purpose I/O port. This is also the I/O serial ch.1 data input pin. During serial data input, this input signal is in continuous use, and therefore the output function should only be used when needed.
20 P S 21 P S 22 P	SCK2 P53 SIN3 P54 SOT3	E	 This is also the I/O serial ch.0 clock I/O pin. This function is valid when serial ch.0 is enabled for serial data output. In single chip mode this is a general-purpose I/O port. This is also the I/O serial ch.1 data input pin. During serial data input, this input signal is in continuous use, and therefore the output function should only be used when needed.
20 P S 21 P S 22 P	P53 SIN3 P54 SOT3		serial ch.0 is enabled for serial data output. In single chip mode this is a general-purpose I/O port. This is also the I/O serial ch.1 data input pin. During serial data input, this input signal is in continuous use, and therefore the output function should only be used when needed.
21 P S 22 P	SIN3 254 SOT3		This is also the I/O serial ch.1 data input pin. During serial data input, this input signal is in continuous use, and therefore the output function should only be used when needed.
21 P S 22 P	P54 SOT3	E	input signal is in continuous use, and therefore the output function should only be used when needed.
22 P	SOT3	E	
22 P			In single chip mode this is a general-purpose I/O port.
			This is also the I/O serial ch.1 data output pin. This function is valid when serial ch.1 is enabled for serial data output.
	> 55	E	In single chip mode this is a general-purpose I/O port.
S	SCK3		This is also the I/O serial ch.1 clock I/O pin. This function is valid when serial ch.1 is enabled for serial data output.
23,24 P	P56,P57	E	In single chip mode this is a general-purpose I/O port.
И	N0,IN1		These are also the input capture ch.0/1 trigger input pins. During input capture signal input on ch.0/1 this function is in continuous use, and therefore the output function should only be used when needed.
25 P	P60 F		In single chip mode this is a general-purpose I/O port. When set for input it can be set by the pull-up resistance register (RDR6). When set for output this setting will be invalid.
S	SIN4		This is also the I/O serial ch.2 data input pin. During serial data input this function is in continuous use, and therefore the output function should only be used when needed.
26 P	P61	F	In single chip mode this is a general-purpose I/O port. When set for input it can be set by the pull-up resistance register (RDR6). When set for output this setting will be invalid.
S	SOT4		This is also the I/O serial ch.2 data output pin. This function is valid when serial ch.2 is enabled for serial data output.
27 P	P62	F	In single chip mode this is a general-purpose I/O port. When set for input it can be set by the pull-up resistance register (RDR6). When set for output this setting will be invalid.
S	SCK4		This is also the I/O serial ch.2 serial clock I/O pin. This function is valid when serial ch.2 is enabled for serial data output.
28 P	> 63	F	In single chip mode this is a general-purpose I/O port. When set for input it can be set by the pull-up resistance register (RDR6). When set for output this setting will be invalid.
C	СКОТ		This is also the clock monitor output pin. This function is valid when clock monitor output is enabled.

*1: FPT-120P-M05

*2: FPT-120P-M13,FPT-120P-M21

Pin no.			
LQFP-120 *1 QFP-120 *2	Pin name	Circuit type	Function
29 to 32	P64 to P67	F	In single chip mode these are general-purpose I/O ports. When set for input they can be set by the pull-up resistance register (RDR6). When set for output this setting will be invalid.
	OUT0 to OUT3		These are also the output compare ch.0 to ch.3 event output pins. This function is valid when the respective channel(s) are enabled for output.
35 to 37	P70 to P72	E	These are general purpose I/O ports.
40,41	P73,P74	I	These are general purpose I/O ports.
	DA0,DA1		These are also the D/A converter ch.0,1 analog signal output pins.
46 to 53	P80 to P87	K	These are general purpose I/O ports.
	AN0 to AN7		These are also A/D converter analog input pins. This function is valid when analog input is enabled.
55 to 62	P90 to P97	E	These are general purpose I/O ports.
	CS0 to CS7		These are also chip select signal output pins. This function is valid when chip select signal output is enabled.
34	С	G	This is the power supply stabilization capacitor pin. It should be connected externally to an 0.1 μ F ceramic capacitor. Note that this is not required on the FLASH model (MB90F574/A) and MB90574C.
64	PA0	E	This is a general purpose I/O port.
	AINO	-	This pin is also used as count clock A input for 8/16-bit up-down counter ch.0.
	IRQ6		This pin can also be used as interrupt request input ch. 6.
65	PA1	E	This is a general purpose I/O port.
	BIN0		This pin is also used as count clock B input for 8/16-bit up-down counter ch.0.
66	PA2	E	This is a general purpose I/O port.
	ZIN0		This pin is also used as count clock Z input for 8/16-bit up-down counter ch.0.
67	PA3	E	This is a general purpose I/O port.
	AIN1		This pin is also used as count clock A input for 8/16-bit up-down counter ch.1.
	IRQ7		This pin can also be used as interrupt request input ch.7.
68	PA4	E	This is a general purpose I/O port.
	BIN1		This pin is also used as count clock B input for 8/16-bit up-down counter ch.1.
69	PA5	E	This is a general purpose I/O port.
	ZIN1		This pin is also used as count clock Z input for 8/16-bit up-down counter ch.1.

*1: FPT-120P-M05

*2: FPT-120P-M13,FPT-120P-M21


(Continued)

Pin no.			
LQFP-120 *1 QFP-120 *2	Pin name	Circuit type	Function
70	PA6	L	This is a general purpose I/O port.
	SDA		This pin is also used as the data I/O pin for the I ² C interface. This function is valid when the I ² C interface is enabled for operation. While the I ² C interface is operating, this port should be set to the input level (DDRA: bit6 = 0).
71	PA7	L	This is a general purpose I/O port.
	SCL		This pin is also used as the clock I/O pin for the l^2C interface. This function is valid when the l^2C interface is enabled for operation. While the l^2C interface is operating, this port should be set to the input level (DDRA: bit7 = 0).
72, 75 to 79	PB0, PB1 to PB5	E	These are general-purpose I/O ports.
	IRQ0, IRQ1 to IRQ5		These pins are also the external interrupt input pins. IRQ0, 1 are enabled for both rising and falling edge detection, and therefore cannot be used for recovery from STOP status for MB90V570, MB90F574, MB90573 and MB90574. However, IRQ0, 1 can be used for recovery from STOP status for MB90V570A, MB90F574A and MB90574C.
80	PB6	E	This is a general purpose I/O port.
	ADTG		This is also the A/D converter external trigger input pin. While the A/D converter is in input operation, this input signal is in continuous use, and therefore the output function should only be used when needed.
81	PB7	Е	This is a general purpose I/O port.
82 to 85	PC0 to PC3	E	These are general purpose I/O ports.
8,54,94	Vcc	Power supply	These are power supply (5V) input pins.
33,63, 91,119	Vss	Power supply	These are power supply (0V) input pins.
42	AVcc	Н	This is the analog macro (D/A, A/D etc.) Vcc power supply input pin.
43	AVRH	J	This is the A/D converter Vref+ input pin. The input voltage should not exceed Vcc.
44	AVRL	Н	This is the A/D converter Vref-input pin. The input voltage should not less than Vss.
45	AVss	Н	This is the analog macro (D/A, A/D etc.) Vss power supply input pin.
38	DVcc	Н	This is the D/A converter Vref input pin. The input voltage should not exceed Vcc.
39	DVss	Н	This is the D/A converter GND power supply pin. It should be set to Vss equivalent potential.

*1: FPT-120P-M05

*2: FPT-120P-M13,FPT-120P-M21

■ I/O CIRCUIT TYPE



Туре	Circuit	Remarks
E	Vcc P-ch R T R R T R R T R R T R R R R R R R R	 CMOS hysteresis input/output pin. CMOS level output CMOS hysteresis input (Includes input shut down standby control function) IoL = 4 mA
F	Vcc P-ch N-ch N-ch Loc = 10 mA	 CMOS hysteresis input/output pin. CMOS level output CMOS hysteresis input (Includes input shut down standby control function) lo∟ = 10 mA (Large current port)
G	Vcc Vcc N-ch 777	 C pin output (capacitance connector pin). On the MB90F574 this pin is not connected (NC).
H	Vcc	 Analog power supply protector circuit.
I	Vcc P-ch R D T R D T T R D D D D D D D D	 CMOS hysteresis input/output Analog output/CMOS output dual-function pin (CMOS output is not available during analog output.) (Analog output priority: DAE = 1) Includes input shout down standby control function. IoL = 4mA

Туре	Circuit	Remarks
J	Vcc P-ch ANE P-ch AVR N-ch N-ch ANE	 A/D converter ref+ power supply input pin(AVRH), with power supply protector circuit.
К	Vcc P-ch 777 R T T T T T T T T	 CMOS hysteresis input /analog input dual-function pin. CMOS output Includes input shut down function at input shut down standby.
L	Vcc N-ch N-ch N-ch N-ch Hysteresis input Standby control for input interruption	 Hysteresis input N-ch open-drain output Includes input shut down standby control function. IoL= 4mA

■ HANDLING DEVICES

1. Preventing Latchup

CMOS ICs may cause latchup in the following situations:

- When a voltage higher than Vcc or lower than Vss is applied to input or output pins.
- When a voltage exceeding the rating is applied between Vcc and Vss.
- When AVcc power is supplied prior to the Vcc voltage.

In turning on/turning off the analog power supply, make sure the analog power voltage (AVcc, AVRH, DVcc) and analog input voltages not exceed the digital voltage (Vcc).


2. Treatment of unused pins

Leaving unused input pins open may result in misbehavior or latch up and possible permanent damage of the device. Therefor they must be tied to V_{CC} or Ground through resistors. In this case those resistors should be more than 2 k<Symbol>W.

Unused bidirectional pins should be set to the output state and can be left open, or the input state with the above described connection.

3. Notes on Using External Clock

In using the external clock, drive X0 pin only and leave X1 pin unconnected.



4. Unused Sub Clock Mode


If sub clock modes are not used, the oscillator should be connected to the X01A pin and X1A pin

5. Power Supply Pins (Vcc/Vss)

In products with multiple V_{cc} or V_{ss} pins, the pins of a same potential are internally connected in the device to avoid abnormal operations including latch-up. However, connect the pins external power and ground lines to lower the electro-magnetic emission level, to prevent abnormal operation of strobe signals caused by the rise in the ground level, and to conform to the total current rating.

Make sure to connect Vcc and Vss pins via lowest impedance to power lines.

It is recommended to provide a bypass capacitor of around 0.1 µF between Vcc and Vss pin near the device.



6. Crystal Oscillator Circuit

Noises around X0 or X1 pins may be possible causes of abnormal operations. Make sure to provide bypass capacitors via shortest distance from X0, X1 pins, crystal oscillator (or ceramic resonator) and ground lines, and make sure, to the utmost effort, that lines of oscillation circuit do not cross the lines of other circuits.

It is highly recommended to provide a printed circuit board art work surrounding X0 and X1 pins with an grand area for stabilizing the operation.

7. Turning-on Sequence of Power Supply to A/D Converter and Analog Inputs

Make sure to turn on the A/D converter power supply, D/A converter power supply (AVcc, AVRH, AVRL, DVcc, DVss) and analog inputs (AN0 to AN7) after turning-on the digital power supply (Vcc).

Turn-off the digital power after turning off the A/D converter supply and analog inputs. In this case, make sure that the voltage does not exceed AVRH or AVcc (turning on/off the analog and digital power supplies simultaneously is acceptable).

8. Connection of Unused Pins of A/D Converter

Connect unused pins of A/D converter to AVcc = Vcc, AVss = AVRH = DVcc = Vss.

9. N.C. Pins

The N.C. (internally connected) pins must be opened for use.


10. Notes on Energization

To prevent the internal regulator circuit from malfunctioning, set the voltage rise time during energization at 50 or more μ s (0.2 V to 2.7 V).

11. Indeterminate outputs from ports 0 and 1

The outputs from ports 0 and 1 become indeterminate during oscillation setting time of step-down circuit (during a power-on reset) after the power is turned on. (MB90573, MB90574, MB90V570, MB90V570A)

The series without built-in step-down circuit have no oscillation setting time of step-down circuit, so outputs should not become indeterminate. (MB90F574,MB90F574A,MB90574C)



12. Initialization

In the device, there are internal registers which are initialized only by a power-on reset. Turn on the power again to initialize these registers.

13. Return from standby state

If the power-supply voltage goes below the standby RAM holding voltage in the standby state, the device may fail to return from the standby state. In this case, reset the device via the external reset pin to return to the normal state.


14. Precautions for Use of 'DIV A, Ri,' and 'DIVW A, Ri' Instructions

The signed multiplication-division instructions 'DIV A, Ri,' and 'DIVW A, RWi' should be used when the corresponding bank registers (DTB, ADB, USB, SSB) are set to value '00h.' If the corresponding bank registers (DTB, ADB, USB, SSB) are set to a value other than '00h,' then the remainder obtained after the execution of the instruction will not be placed in the instruction operand register.


15. Precautions for Use of REALOS

Extended intelligent I/O service (EI²OS) cannot be used, when REALOS is used.

BLOCK DIAGRAM



MEMORY MAP



Note: The ROM data of bank FF is reflected in the upper address of bank 00, realizing effective use of the C compiler small model. The lower 16-bit of bank FF and the lower 16-bit of bank 00 is assigned to the same address, enabling reference of the table on the ROM without stating "far".


For example, if an attempt has been made to access $00C000_{H}$, the contents of the ROM at FFC000_H are accessed actually. Since the ROM area of the FF bank exceeds 48 kbytes, the whole area cannot be reflected in the image for the 00 bank. The ROM data at FF4000_H to FFFFF_H looks, therefore, as if it were the image for 00400_{H} to $00FFFF_{H}$. Thus, it is recommended that the ROM data table be stored in the area of FF4000_H to FFFFF_H.

■ F²MC-16LX CPU PROGRAMMING MODEL


• Dedicated registers

АН	AL	: Accumulator (A) Dual 16-bit register used for storing results of calculation etc. The two 16-bit registers can be combined to be used as a 32-bit register.
	USP	: User stack pointer (USP) The 16-bit pointer indicating a user stack address.
	SSP	: System stack pointer (SSP) The 16-bit pointer indicating the status of the system stack address.
	PS	: Processor status (PS) The 16-bit register indicating the system status.
	PC	: Program counter (PC) The 16-bit register indicating storing location of the current instruction code.
	DPR	: Direct page register (DPR) The 8-bit register indicating bit 8 through 15 of the operand address in the short direct addressing mode.
	РСВ	: Program bank register (PCB) The 8-bit register indicating the program space.
	DTB	: Data bank register (DTB) The 8-bit register indicating the data space.
	USB	: User stack bank register (USB) The 8-bit register indicating the user stack space.
	SSB	: System stack bank register (SSB) The 8-bit register indicating the system stack space.
	ADB	: Additional data bank register (ADB) The 8-bit register indicating the additional data space.
32	-bit	

• General-purpose registers



• Processor status (PS)



■ I/O MAP

Address	Abbreviated register name	Register name	Read/ write	Resource name	Initial value
00000н	PDR0	Port 0 data register	R/W	Port 0	ХХХХХХХАв
000001н	PDR1	Port 1 data register	R/W	Port 1	ХХХХХХХАв
000002н	PDR2	Port 2 data register	R/W	Port 2	ХХХХХХХАв
00003н	PDR3	Port 3 data register	R/W	Port 3	ХХХХХХХАв
000004н	PDR4	Port 4 data register	R/W	Port 4	ХХХХХХХАв
000005н	PDR5	Port 5 data register	R/W	Port 5	ХХХХХХХА
00006н	PDR6	Port 6 data register	R/W	Port 6	ХХХХХХХВ
000007н	PDR7	Port 7 data register	R/W	Port 7	ХХХХХХХА
00008н	PDR8	Port 8 data register	R/W	Port 8	ХХХХХХХАв
000009н	PDR9	Port 9 data register	R/W	Port 9	ХХХХХХХВ
00000Ан	PDRA	Port A data register	R/W	Port A	ХХХХХХХАв
00000Вн	PDRB	Port B data register	R/W	Port B	ХХХХХХХА
00000Сн	PDRC	Port C data register	R/W	Port C	ХХХХХХХАв
00000Dн to 00000Fн			(Disabled)		
000010н	DDR0	Port 0 direction register	R/W	Port 0	00000000в
000011н	DDR1	Port 1 direction register	R/W	Port 1	00000000в
000012н	DDR2	Port 2 direction register	R/W	Port 2	00000000
000013н	DDR3	Port 3 direction register	R/W	Port 3	00000000
000014н	DDR4	Port 4 direction register	R/W	Port 4	00000000
000015н	DDR5	Port 5 direction register	R/W	Port 5	00000000в
000016н	DDR6	Port 6 direction register	R/W	Port 6	00000000
000017 н	DDR7	Port 7 direction register	R/W	Port 7	00000в
000018н	DDR8	Port 8 direction register	R/W	Port 8	00000000в
000019н	DDR9	Port 9 direction register	R/W	Port 9	00000000в
00001Ан	DDRA	Port A direction register	R/W	Port A	00000000в
00001Bн	DDRB	Port B direction register	R/W	Port B	00000000в
00001Сн	DDRC	Port C direction register	R/W	Port C	00000000в
00001DH	ODR4	Port 4 output pin register	R/W	Port 4	00000000в
00001Eн	ADER	Analog input enable register	R/W	Port 8, 8/10-bit A/D converter	1111111в
00001Fн			(Disabled)		
000020н	SMR0	Serial mode register 0	R/W	UART0	00000000в
000021н	SCR0	Serial control register 0	R/W	(SCI)	00000100в

Address	Abbreviated register name	Register name	Read/ write	Resource name	Initial value
000022н	SIDR0/ SODR0	Serial input data register 0/ serial output data register 0	R/W	UART0	ХХХХХХХХв
000023н	SSR0	Serial status register 0	R/W	(SCI)	00001-00в
000024н	SMR1	Serial mode register 1	R/W		0000000в
000025н	SCR1	Serial control register 1	R/W	UART1	00000100в
000026н	SIDR1/ SODR1	Serial input data register 1/ serial output data register 1	R/W	(SCI)	ХХХХХХХХв
000027н	SSR1	Serial status register 1	R/W		00001-00в
000028н	CDCR0	Communications prescaler control register 0	R/W	Communica- tions prescaler register 0	0 — — — 1 1 1 1 в
000029н		(Disab	led)		
00002Ан	CDCR1	Communications prescaler control register 1	R/W	Communica- tions prescaler register 0	0 – – – 1 1 1 1 в
00002Вн				I	
to 00002Fн		(Disab	led)		
000030н	ENIR	DTP/interrupt enable register	R/W		0000000в
000031н	EIRR	DTP/interrupt factor register	R/W	DTP/external	ХХХХХХХХВ
000032н	ELVR	Request lovel setting register	R/W	interrupt cir- cuit	0000000в
000033н	ELVK	Request level setting register	R/VV		0000000в
000034н		(Disab	lod)	L	
000035н		(DISAD	ieu)		
000036н	ADCS1	A/D control status register lower digits	R/W		00000000в
000037н	ADCS2	A/D control status register upper digits	R/W or W	8/10-bit A/D converter	00000000в
000038н	ADCR1	A/D data register lower digits	R		ХХХХХХХАв
000039н	ADCR2	A/D data register upper digits	W	-	00001-ХХв
00003Ан	DADR0	D/A converter data register ch.0	R/W		ХХХХХХХАв
00003Вн	DADR1	D/A converter data register ch.1	R/W	8-bit D/A	ХХХХХХХАв
00003Сн	DACR0	D/A control register 0	R/W	converter	—————————————————————————————————————
00003Dн	DACR1	D/A control register 1	R/W		—————————————————————————————————————
00003Ен	CLKR	Clock output enable register	R/W	Clock monitor function	—————————————————————————————————————
00003Fн		(Disab	led)		
000040н	PRLL0	PPG0 reload register L ch.0	R/W	8/16-bit PPG	ХХХХХХХВ
000041н	PRLH0	PPG0 reload register H ch.0	R/W	timer 0	ХХХХХХХАв

000043н PR 000044н PP 000045н PP 000046н PP 000047н 000048н SMG	CSL1	PPG1 reload register L ch.1 PPG1 reload register H ch.1 PPG0 operating mode control register ch.0 PPG1 operating mode control register ch.1 PPG0 and 1 output control registers ch.0 and ch.1 (Disable Serial mode control lower status register 0 Serial mode control upper status register 0 (Disable Serial data register 0 (Disable Serial mode control lower status register 1 Serial mode control lower status register 1	R/W R/W R/W ed)	8/16-bit PPG timer 1 8/16-bit PPG timer 0 8/16-bit PPG timer 1 8/16-bit PPG timer 0, 1 Extended I/O serial interface 0	XXXXXXXXB XXXXXXXB 0X000XX1B 0X000001B 000000XXB 0000B 00000010B XXXXXXXB
000044н PP 000045н PP 000046н PP 000046н PP 000047н 000048н SM0 000049н SM0 000048н SI 000048н 00004Eн SI 00004Eн SI 00004Eн SI 00004Eн SI	GC0 GC1 GOE CSL0 CSH0 DR0 CSL1	PPG0 operating mode control register ch.0 PPG1 operating mode control register ch.1 PPG0 and 1 output control registers ch.0 and ch.1 (Disable Serial mode control lower status register 0 Serial mode control upper status register 0 Serial data register 0 (Disable Serial mode control lower status register 1	R/W R/W ed) R/W R/W R/W ed)	8/16-bit PPG timer 0 8/16-bit PPG timer 1 8/16-bit PPG timer 0, 1 Extended I/O	0 X 0 0 0 X X 1 в 0 X 0 0 0 0 0 1 в 0 0 0 0 0 0 0 X X в 0 0 0 0 в 0 0 0 0 0 0 1 0 в
000045н PP 000046н PP 000047н 000048н SM 000048н SM 000048н SSM 000048н SSM 000048н SSM 000048н SSM 000048н SSM 000048н SSM 000048н SSM 000048н SSM 000048н SSM	GC1 GOE CSL0 CSH0 DR0 CSL1	register ch.0 PPG1 operating mode control register ch.1 PPG0 and 1 output control registers ch.0 and ch.1 (Disable Serial mode control lower status register 0 Serial mode control upper status register 0 Serial data register 0 (Disable Serial mode control lower status register 1	R/W R/W ed) R/W R/W R/W ed)	timer 0 8/16-bit PPG timer 1 8/16-bit PPG timer 0, 1 Extended I/O	0 X 0 0 0 0 0 1 в 0 0 0 0 0 0 X X в 0 0 0 0 в 0 0 0 0 0 0 1 0 в
ОООО46н РР ОООО47н РР ОООО47н SMG ОООО48н SMG ОООО49н SMG ОООО4Ан SE ОООО50н H	GOE CSL0 CSH0 DR0 CSL1	register ch.1 PPG0 and 1 output control registers ch.0 and ch.1 (Disable Serial mode control lower status register 0 Serial mode control upper status register 0 Serial data register 0 (Disable Serial mode control lower status register 1	ed) R/W R/W R/W ed)	timer 1 8/16-bit PPG timer 0, 1 Extended I/O	00000XXв 0000в 0000010в
000047н 000048н 000049н 00004Ан 00004Ан 00004Ан 00004Сн 00004Сн 00004Сн 00004Сн 00004Сн 00004Сн 00004Сн	CSL0 CSH0 DR0 CSL1	ch.0 and ch.1 (Disable Serial mode control lower status register 0 Serial mode control upper status register 0 Serial data register 0 (Disable Serial mode control lower status register 1	ed) R/W R/W R/W ed)	timer 0, 1 Extended I/O	0000в 00000010в
000048н SM 000049н SM 00004Ан SE 00004Вн SE 00004Сн SM 00004Сн SM 00004Сн SE 00004Ен SE 00004Ен SE	CSH0 DR0 CSL1	Serial mode control lower status register 0 Serial mode control upper status register 0 Serial data register 0 (Disable Serial mode control lower status register 1	R/W R/W R/W ed)		00000010в
000049н SM0 00004Ан SE 00004Вн 00004Сн SM0 00004Сн SM0 00004Сн SE 00004Ен SE 00004Ен SE 000050н <u>-</u>	CSH0 DR0 CSL1	register 0 Serial mode control upper status register 0 Serial data register 0 (Disable Serial mode control lower status register 1	R/W R/W ed)		00000010в
00004Ан SE 00004Вн 00004Сн SM4 00004Сн SM4 00004Сн SE 00004Ен SE 00004Ен 9 000050н 1Р	CSL1	register 0 Serial data register 0 (Disable Serial mode control lower status register 1	R/W ed)		
00004Вн 00004Сн SM4 00004Dн SM4 00004Ен SE 00004Ен SE 000050н IPP	CSL1	(Disable) Serial mode control lower status register 1	ed)		ХХХХХХХАв
00004Cн SM0 00004Dн SM0 00004Eн SI 00004Fн 000050н 000051н	<u>сеп1</u>	Serial mode control lower status register 1	,		
00004Dн SM0 00004Eн SI 00004Fн 000050н 000051н	<u>сеп1</u>	register 1			
00004Eн SI 00004Fн 000050н 000051н	CSH1	Carial made control una su status	R/W		— — — — О О О О _В
00004Fн 000050н 000051н		Serial mode control upper status register 1	R/W	Extended I/O serial interface 1	00000010в
000050н 000051н	DR1	Serial data register 1	R/W		ХХХХХХХАв
000051H		(Disable	ed)		
000051н		ICU data register ch.0	R		ХХХХХХХАв
000052+	CFU		R	16-bit I/O timer	ХХХХХХХАв
	CP1	ICU data register ch.1	R	(input capture	ХХХХХХХАв
000053н				(ICU) section)	ХХХХХХХХв
000054н IC	S01	ICU control status register	R/W		00000000
000055н		(Disable	ed)		
000056н то	CDT	Free run timer data register	R/W	16-bit I/O timer	00000000
000057н			FX/ V V	(16-bit free run	00000000в
000058н ТС	CCS	Free run timer control status register	R/W	timer section)	00000000в
000059н	1	(Disabl	ed)		
00005AH		OCIL compore register at 0			ХХХХХХХАв
00005Bн	CP0	OCU compare register ch.0	R/W		ХХХХХХХАв
00005CH				16-bit I/O timer	ХХХХХХХАв
00005DH	CP1	OCU compare register ch.1	R/W	(output compare (OCU) section)	ХХХХХХХАв
00005Eн			D 444		ХХХХХХХАв
00005Fн OC		OCU compare register ch.2	R/W		ХХХХХХХАв

Address	Abbreviated register name	Register name	Read/ write	Resource name	Initial value
000060н	00000				ХХХХХХХАв
000061н	OCCP3	OCU compare register ch.3	R/W		ХХХХХХХАв
000062н	OCS0	OCU control status register ch.0	R/W	16-bit I/O timer	000000в
000063н	OCS1	OCU control status register ch.1	R/W	 (output compare (OCU) section) 	00000в
000064н	OCS2	OCU control status register ch.2	R/W		000000в
000065н	OCS3	OCU control status register ch.3	R/W	-	00000в
000066н		(Dica	blod)		
000067н	-	(Disal	bied)		
000068н	IBSR	I ² C bus status register	R		0000000в
000069н	IBCR	I ² C bus control register	R/W	-	00000000в
00006Ан	ICCR	I ² C bus clock control register	R/W	I ² C interface	— — О X X X X X в
00006Bн	IADR	I ² C bus address register	R/W	-	— X X X X X X X в
00006Сн	IDAR	I ² C bus data register	R/W	-	ХХХХХХХАв
00006Dн					
00006Ен	+	(Disal	bled)		
00006Fн	ROMM	ROM mirroring function selection register	W	ROM mirroring function selection module	————————————————————— 1 в
000070н	UDCR0	Up/down count register 0	R		00000000
000071н	UDCR1	Up/down count register 1	R	-	00000000
000072н	RCR0	Reload compare register 0	W	8/16-bit up/down counter/timer	00000000в
000073н	RCR1	Reload compare register 1	W		00000000в
000074н	CSR0	Counter status register 0	R/W	-	00000000в
000075н		(Reserve	d area)* ³	1	
000076н	CCRL0				-0000000в
000077н	CCRH0	Counter control register 0	R/W	8/16-bit up/down counter/timer	00000000
000078 _H	CSR1	Counter status register 1	R/W	counter/timer	00000000
000079н		(Reserve	d area)*3		
00007Ан	CCRL1		D AA/	8/16-bit up/down	— О О О О О О О в
00007Вн	CCRH1	Counter control register 1	R/W	counter/timer	-0000000в
00007Сн	SMCSL2	Serial mode control lower status register 2	R/W		— — — — О О О О в
00007Dн	SMCSH2	Serial mode control higher status register 2	R/W	Extended I/O serial interface 2	0000010в
00007Eн	SDR2	Serial data register 2	R/W		ХХХХХХХАв
00007Fн		(Disal	bled)		

Address	Abbreviated register name	Register name	Read/ write	Resource name	Initial value
000080н	CSCR0	Chip selection control register 0	R/W		ООООВ
000081н	CSCR1	Chip selection control register 1	R/W		0000в
000082н	CSCR2	Chip selection control register 2	R/W		0000в
000083н	CSCR3	Chip selection control register 3	R/W	Chip select output	0000в
000084н	CSCR4	Chip selection control register 4	R/W	output	0000в
000085н	CSCR5	Chip selection control register 5	R/W		0000в
000086н	CSCR6	Chip selection control register 6	R/W		0000в
000087н		· · · · · · · · · · · · · · · · · · ·			
to 00008Вн		(Disabl	led)		
00008Cн	RDR0	Port 0 input pull-up resistor setup register	R/W	Port 0	00000000в
00008Dн	RDR1	Port 1 input pull-up resistor setup register	R/W	Port 1	00000000в
00008Eн	RDR6	Port 6 input pull-up resistor setup register	R/W	Port 6	00000000в
00008Fн to 00009Dн		(Disabl	ed)		
00009Eн	PACSR	Program address detection control status register	R/W	Address match detection function	000000000в
00009Fн	DIRR	Delayed interrupt factor generation/ cancellation register	R/W	Delayed interrupt generation module	—————————————————————————————————————
0000А0н	LPMCR	Low-power consumption mode control register	R/W	Low-power consumption	00011000в
0000A1н	CKSCR	Clock select register	R/W	(standby) mode	1111100в
0000А2н to 0000А4н		(Disabl	ed)		
0000A5н	ARSR	Automatic ready function select register	W		0011——00в
0000А6н	HACR	Upper address control register	W	External bus pin	00000000в
0000A7н	ECSR	Bus control signal select register	W		00000000в
0000A8H	WDTC	Watchdog timer control register	R/W	Watchdog timer	ХХХХХХХАв
0000А9н	TBTC	Timebase timer control register	R/W	Timebase timer	1 – – 0 0 1 0 0 в
0000ААн	WTC	Clock timer control register	R/W	Clock timer	1 Х 0 0 0 0 0 0 в

Address	Abbreviated register name	Register name	Read/ write	Resource name	Initial value
0000ABH					
to 0000ADн		(Disabl	ed)		
0000АЕн	FMCS	Flash control register	R/W	Flash interface	000Х0ХХ0в
0000AFн		(Disabl	ed)		
0000В0н	ICR00	Interrupt control register 00	R/W		00000111в
0000B1н	ICR01	Interrupt control register 01	R/W	_	00000111в
0000B2н	ICR02	Interrupt control register 02	R/W	-	00000111в
0000B3н	ICR03	Interrupt control register 03	R/W	-	00000111в
0000B4н	ICR04	Interrupt control register 04	R/W	-	00000111в
0000B5н	ICR05	Interrupt control register 05	R/W	-	00000111в
0000В6н	ICR06	Interrupt control register 06	R/W	-	00000111в
0000 B7 н	ICR07	Interrupt control register 07	R/W	Interrupt	00000111в
0000B8н	ICR08	Interrupt control register 08	R/W	controller	00000111в
0000 B 9н	ICR09	Interrupt control register 09	R/W	-	00000111в
0000ВАн	ICR10	Interrupt control register 10	R/W	-	00000111в
0000BBн	ICR11	Interrupt control register 11	R/W	-	00000111в
0000ВСн	ICR12	Interrupt control register 12	R/W	-	00000111в
0000BDн	ICR13	Interrupt control register 13	R/W	-	00000111в
0000ВЕн	ICR14	Interrupt control register 14	R/W		00000111в
0000BFн	ICR15	Interrupt control register 15	R/W		00000111в
0000С0н		· · · · · ·			
to 0000FFн		(External a	area)*1		
000100н					
to 000###н		(RAM ar	ea)*²		
000###н					
to 001FEF⊬		(Reserved	area)^3		
001FF0н		Program address detection register 0	R/W		ХХХХХХХХВ
001FF1н	PADR0	Program address detection register 1	R/W	-	ХХХХХХХХВ
001FF2н	+	Program address detection register 2	R/W	Address match	ХХХХХХХХВ
001FF3⊦		Program address detection register 3	R/W	detection function	ХХХХХХХХВ
001FF4н	PADR1	Program address detection register 4	R/W		ХХХХХХХХВ
001FF5⊦	+	Program address detection register 5	R/W		ХХХХХХХХВ
001FF6⊦ to 001FFF⊦		(Reserved	l area)	1	

Descriptions for read/write

R/W: Readable and writable

R: Read only

W: Write only

Descriptions for initial value

- 0 : The initial value of this bit is "0".
- 1 : The initial value of this bit is "1".
- X : The initial value of this bit is undefined.
- : This bit is unused. The initial value is undefined.
- *1: This area is the only external access area having an address of 0000FF_H or lower. An access operation to this area is handled as that to external I/O area.
- *2: For details of the RAM area, see "■ MEMORY MAP".
- *3: The reserved area is disabled because it is used in the system.
- Notes: For bits that is initialized by an reset operation, the initial value set by the reset operation is listed as an initial value. Note that the values are different from reading results. For LPMCR/CKSCR/WDTC, there are cases where initialization is performed or not performed, depending on the types of the reset. However initial value for resets that initializes the value are listed.
 - The addresses following 0000FFH are reserved. No external bus access signal is generated.
 - Boundary ##### between the RAM area and the reserved area varies with the product model.

■ INTERRUPT FACTORS, INTERRUPT VECTORS, INTERRUPT CONTROL REGISTER

Interrupt course	El ² OS	Interru	ot vector	Interrupt co	ntrol register	Priority
Interrupt source	support	Number	Address	ICR	Address	Priority
Reset	×	# 08	FFFFDC _H	—	_	High
INT9 instruction	×	# 09	FFFFD8H] ▲
Exception	×	# 10	FFFFD4H		—	
8/10-bit A/D converter	0	# 11	FFFFD0H	ICR00	0000В0н	
Input capture 0 (ICU) include	0	# 12	FFFFCC _H		0000000	
DTP0 (external interrupt 0)	0	# 13	FFFFC8H	ICR01	0000 B1 н	
Input capture 1 (ICU) include	0	# 14	FFFFC4H		UUUUDIH	
Output compare 0 (OCU) match	0	# 15	FFFFC0H	ICR02	0000820	
Output compare 1 (OCU) match	0	# 16	FFFFBCH	ICRUZ	0000В2н	
Output compare 2 (OCU) match	0	# 17	FFFFB8H	ICR03	0000 В Зн	
Output compare 3 (OCU) match	0	# 18	FFFFB4H	ICRU3	0000D3H	
Extended I/O serial interface 0	0	# 19	FFFFB0H	ICR04	0000 В4 н	
16-bit free run timer	×	# 20	FFFFACH		0000 D4 H	
Extended I/O serial interface 1	0	# 21	FFFFA8H	ICR05	0000 B 5н	
Clock timer	×	# 22	FFFFA4H		0000000	
Extended I/O serial interface 2	0	# 23	FFFFA0H	ICR06	0000 В6 н	
DTP1 (external interrupt 1)	0	# 24	FFFF9CH		0000000	
DTP2/DTP3 (external interrupt 2/ external interrupt 3)	0	# 25	FFFF98⊦	ICR07	0000В7 н	
8/16-bit PPG timer 0 counter borrow	×	# 26	FFFF94 _H		0000878	
DTP4/DTP5 (external interrupt 4/ external interrupt 5)	0	# 27	FFFF90H	ICR08	0000 B 8н	
8/16-bit PPG timer 1 counter borrow	×	# 28	FFFF8CH	101/00	0000000	
8/16-bit up/down counter/timer 0 borrow/overflow/inversion	0	# 29	FFFF88⊦	ICR09	0000 В 9н	
8/16-bit up/down counter/timer 0 compare match	0	# 30	FFFF84 _H		ООООВЭН	
8/16-bit up/down counter/timer 1 borrow/overflow/inversion	0	# 31	FFFF80⊦	ICR10	0000ВАн	
8/16-bit up/down counter/timer 1 compare match	0	# 32	FFFF7CH		0000ВАн	
DTP6 (external interrupt 6)	0	# 33	FFFF78н	ICR11	0000BBн	
Timebase timer	×	# 34	FFFF74 _H		UUUUDDH	Low

(Continued)

Interrupt source	El ² OS	Interrup	ot vector	Interrupt con	ntrol register	Priority
	support	Number	Address	ICR	Address	FIIOIIty
DTP7 (external interrupt 7)	0	# 35	FFFF70⊦	ICR12	0000BCн	1.12 - 1
I ² C interface	×	# 36	FFFF6CH	101(12	UUUUDCH	High ▲
UART1 (SCI) reception complete	0	# 37	FFFF68 _H	ICR13	0000BDH	
UART1 (SCI) transmission complete	0	# 38	FFFF64 _H		UUUUBDH	
UART0 (SCI) reception complete	0	# 39	FFFF60H	ICR14	0000BEн	
UART0 (SCI) transmission complete	0	# 40	FFFF5CH		UUUUDEH	
Flash memory	×	# 41	FFFF58H			
Delayed interrupt generation module	×	# 42	FFFF54H	ICR15	0000BFн	Low

 $\, \odot \,$: Can be used

 \times : Can not be used

 $\odot~$: Can be used. With El²OS stop function.

PERIPHERALS

1. I/O Port

(1) Input/output Port

Port 0 through 4, 6, 8, A and B are general-purpose I/O ports having a combined function as an external bus pin and a resource input. Port 0 to Port 3 have a general-purpose I/O ports function only in the single-chip mode.

• Operation as output port

The pin is configured as an output port by setting the corresponding bit of the DDR register to "1". Writing data to PDR register when the port is configured as output, the data is retained in the output latch in the PDR and directly output to the pin.

The value of the pin (the same value retained in the output latch of PDR) can be read out by reading the PDR register.

- Note: When a read-modify-write instruction (e.g. bit set instruction) is performed to the port data register, the destination bit of the operation is set to the specified value, not affecting the bits configured by the DDR register for output, however, values of bits configured by the DDR register as inputs are changed because input values to the pins are written into the output latch. To avoid this situation, configure the pins by the DDR register as output after writing output data to the PDR register when configuring the bit used as input as outputs.
- Operation as input port

The pin is configured as an input by setting the corresponding bit of the DDR register to "0".

When the pin is configured as an input, the output buffer is turned-off and the pin is put into a high-impedance status.

When a data is written into the PDR register, the data is retained in the output latch of the PDR, but pin outputs are unaffected.

Reading the PDR register reads out the pin level ("0" or "1").

(2) Register Configuration

Port 0 da	ta registe	er (PDF	R0)										
	Address I	bit 15 · · ·		• • bit 8	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
	00000н		(PDR1)		P07	P06	P05	P04	P03	P02	P01	P00	XXXXXXXX B
		······			R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
 Port 1 da 	ta registe Address	•	,	hit 12	hit 10	bit 11	bit 10	hit O	hit 0	hit 7		hit 0	Initial value
	000001н	P17	P16	bit 13 P15	-				P10		(PDRC	•••• bit 0	
	0000011	R/W	R/W	R/W	R/W	R/W		R/W	R/W			"	
Port 2 da	ta registe					1011			1011				
	Address I			· · bit 8	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
	000002н		(PDR3)		P27	P26	P25	P24	P23	P22	P21	P20	XXXXXXXX в
		·		l	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Port 3 da	ta registe	r (PDF	23)										
1 011 0 00	Address	•		bit 13	bit 12	bit 11	bit 10	bit 9	bit 8	bit 7		···· bit 0	Initial value
	000003н	P37	P36	P35	P34	P33	P32	P31	P30		(PDR2		XXXXXXXX B
		R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W				
 Port 4 data 	ta registe	er (PDF	R4)										
	Address I	bit 15 · · ·		• • bit 8	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
	000004н		(PDR5)		P47	P46	P45	P44	P43	P42	P41	P40	XXXXXXXX в
		·····	·····		R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Port 5 da	ta registe Address	•		bit 13	bit 12	bit 11	bit 10	bit 9	hit 8	hit 7		· · · · bit 0	Initial value
	000005H	P57	P56	P55					P50		(PDR4		XXXXXXXXX B
	000000	R/W	R/W	R/W				R/W	R/W		(
Port 6 da	ta registe	er (PDF	R6)										
	Address I			· · bit 8	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
	000006н		(PDR7)		P67	P66	P65	P64	P63	P62	P61	P60	XXXXXXXX в
		l	·····	l	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Port 7 da	ta registr		27)										
	Address	•	x 7) bit 14	bit 13	bit 12	bit 11	bit 10	bit 9	bit 8	bit 7		· · · · bit 0	Initial value
	000007н	_		_	P74				P70	<u> </u>	(PDR6		XXXXX в
		<u> </u>	_		R/W	R/W	R/W	R/W	R/W		····`	.í	
Port 8 da	ta registe	er (PDF	R8)										
	Address I	oit 15 · · ·		• • bit 8	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
	000008н		(PDR9)		P87	P86	P85	P84	P83	P82	P81	P80	XXXXXXXX B
		••••••		l	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

 Port 9 data regi 	ster (PD	R9)										
Addre	ss bit 15	bit 14	bit 13	bit 12	bit 11	bit 10	bit 9	bit 8	bit 7		··· bit 0	Initial value
00000	9н Р97	P96	P95	P94	P93	P92	P91	P90		(PDR8)	XXXXXXXXB
 Port A data reg 	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W				
-	ster (r D		bit 9	hit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
00000	,	(PDRB)										Initial value XXXXXXXXB
00000	N H	(FDRB)		PA7 R/W	PA6 R/W	PA5 R/W	PA4 R/W	PA3 R/W	PA2 R/W	PA1 R/W	PA0 R/W	~~~~~
Port B data reg	ster (PD	RB)		10,00	10,00	10,00	10,00	10,00	10,00	10,11	10,00	
Addre	ss bit 15 · ·		· · bit 8	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
00000	Вн	(PDRA)		PB7	PB6	PB5	PB4	PB3	PB2	PB1	PB0	XXXXXXXX в
			· · · · · · · · · · · · · · · ·	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
 Port C data reg 	ster (PD	RC)										
Addre	ss bit 15		••bit 8	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
00000	Сн ((Disabled))	—	—	—	—	PC3	PC2	PC1	PC0	XXXXXXXX в
Port 0 direction	register	(DDR0)		—	—	—	—	R/W	R/W	R/W	R/W	
Addres	s bit 15 · ·		• • bit 8	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
00001	Он	(DDR1)		D07	D06	D05	D04	D03	D02	D01	D00	0000000в
	·			R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Port 1 direction	register	(DDR1))									
Addres	s bit 15	bit 14	bit 13	bit 12	bit 11	bit 10	bit 9	bit 8	bit 7		••• bit 0	Initial value
00001	Iн D17	D16	D15	D14	D13	D12	D11	D10		(DDR0)	0000000в
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W				
 Port 2 direction 	register	(DDR2))									
Addres	s bit 15		· bit 8	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
00001	2н	(DDR3)		D27	D26	D25	D24	D23	D22	D21	D20	0000000в
				R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
 Port 3 direction 	register	(DDR3))									
Port 3 direction Addres	-	(DDR3) bit 14		bit 12	bit 11	bit 10	bit 9	bit 8	bit 7		· · · bit 0	Initial value
	s bit 15	bit 14				1		bit 8 D30	bit 7	(DDR2	·····	Initial value 00000000в
Addres	s bit 15	bit 14	bit 13			1			bit 7		·····	
Addres	bit 15 Вн D37 R/W	bit 14 D36 R/W	bit 13 D35 R/W	D34	D33	D32	D31	D30	bit 7		·····	
Addre: 00001: • Port 4 direction	bit 15 Вн D37 R/W	bit 14 D36 R/W (DDR4)	bit 13 D35 R/W	D34 R/W	D33	D32	D31	D30	bit 7		·····	
Addre: 00001: • Port 4 direction	ss bit 15 BH D37 R/W register ss bit 15 ↔	bit 14 D36 R/W (DDR4)	bit 13 D35 R/W	D34 R/W	D33 R/W	D32 R/W	D31 R/W	D30 R/W		(DDR2)	00000008
Addres 00001: • Port 4 direction Addres	ss bit 15 BH D37 R/W register ss bit 15 ↔	bit 14 D36 R/W (DDR4)	bit 13 D35 R/W	D34 R/W bit 7	D33 R/W bit 6	D32 R/W bit 5	D31 R/W bit 4	D30 R/W bit 3	bit 2	(DDR2) bit 0	00000000 B
Addres 00001: • Port 4 direction Addres	ss bit 15 BH D37 R/W register ss bit 15 ↔	bit 14 D36 R/W (DDR4)	bit 13 D35 R/W	D34 R/W bit 7 D47	D33 R/W bit 6 D46	D32 R/W bit 5 D45	D31 R/W bit 4 D44	D30 R/W bit 3 D43	bit 2 D42	(DDR2 bit 1 D41) bit 0 D40	00000000 B
Addres 00001: • Port 4 direction Addres	ss bit 15 BH D37 R/W register ss bit 15 ↔	bit 14 D36 R/W (DDR4)	bit 13 D35 R/W	D34 R/W bit 7 D47	D33 R/W bit 6 D46	D32 R/W bit 5 D45	D31 R/W bit 4 D44	D30 R/W bit 3 D43	bit 2 D42	(DDR2 bit 1 D41) bit 0 D40	00000000 B
Addres 00001: • Port 4 direction Addres	ss bit 15 BH D37 R/W register ss bit 15 ↔	bit 14 D36 R/W (DDR4)	bit 13 D35 R/W	D34 R/W bit 7 D47	D33 R/W bit 6 D46	D32 R/W bit 5 D45	D31 R/W bit 4 D44	D30 R/W bit 3 D43	bit 2 D42	(DDR2 bit 1 D41) bit 0 D40	00000000 B


(Continued)


٦


Address	bit 15	bit 14	bit 13	bit 12	bit 11	l bit 10	bit 9	bit 8	bit 7		···· bit 0	Initial value
000015н	D57	D56	D55	D54	D53	D52	D51	D50		(DDR4	ł)	00000000
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W				
Port 6 direction re	-											
Address			• • bit 8	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
000016 н		(DDR7)		D67	D66	D65	D64	D63	D62	D61	D60	00000000
				R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Port 7 direction re	gister	(DDR7))									
Address	bit 15	bit 14	bit 13	bit 12	bit 11	l bit 10	bit 9	bit 8	bit 7		•••• bit 0	Initial value
000017н	_	—	-	D74				D70		(DDR6	6)	00000
	_		—	R/W	R/W	R/W	R/W	R/W				
Port 8 direction re	gister ((DDR8)										
Address	bit 15 · ·		• • bit 8	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
000018 н		(DDR9)		D87	D86	D85	D84	D83	D82	D81	D80	00000000
Port 9 direction re	aister (R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Address				bit 12	bit 11	l bit 10	bit 9	bit 8	bit 7		···· bit 0	Initial value
000019н	D97	D96	D95	D94	D93	D92	D91	D90	_	(DDR8		00000000
	R/W	R/W	R/W	R/W		R/W	R/W	R/W		····	·	
Port A direction re	gister	(DDRA)									
Address	oit 15 · · ·		· · bit 8	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
00001Ан	((DDRB)		DA7	DA6	DA5	DA4	DA3	DA2	DA1	DA0	00000000
				R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Port B direction re	gister	(DDRB)									
Address	bit 15 · ·	•••••	· · bit 8	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
00001Bн		(DDRA)		DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	00000000
	·			R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Port C direction re	aister	(DDRC	.)									
Address	-		,	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
00001С н		(ODR4)		_	_	_	_	DC3	DC2	DC1	DC0	00000000
	L		l		_			R/W	R/W	R/W	R/W	
Port 4 output pin r	eaister		4)									
Address	-			bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
00001D _H	;	(DDRC)		OD47	OD46	OD45	OD44	OD43	OD42	OD41	OD40	00000000
	[l	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	2000000
Port 0 input pull-u	n resis	tor setu	in rea									
				, ,	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
Δddreee			DILO	DIC /	SIL U	510	511 4	511.5			DIL U	mindi value
Address I 00008C⊦		(RDR1)	1	RD07	RD06	RD05	RD04	RD03	RD02	RD01	RD00	00000000

(Continued)

	bit 15 bit 14	bit 13	bit 12	bit 11	bit 10	bit 9	bit 8	bit 7		··· bit 0	Initial value
00008DH	RD17 RD16	RD1	5 RD14	RD13	3 RD12	2 RD1	1 RD10		(RDR0)	00000000
	R/W R/W	R/W		R/W	R/W	R/W	R/W				
 Port 6 input pull-up 	o resistor setu	ib teč	gister (F	RDR6)							
Address b	pit 15 · · · · · · · · ·	• • bit 8	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
00008EH	(Disabled)		RD67	RD66	RD65	RD64	RD63	RD62	RD61	RD60	00000000
	·		R/W								
 Analog input enab Address b 00001E_H 	(Disabled)	· · bit 8	bit 7 ADE7	bit 6 ADE6	bit 5 ADE5	bit 4 ADE4	bit 3 ADE3	bit 2 ADE2	bit 1 ADE1	bit 0 ADE0	Initial value
			R/W								
P/W · Poo	adable and writat	ble									









2. Timebase Timer

The timebase timer is a 18-bit free run counter (timebase counter) for counting up in synchronization to the internal count clock (divided-by-2 of oscillation) with an interval timer function for selecting an interval time from four types of 2¹²/HCLK, 2¹⁴/HCLK, 2¹⁶/HCLK, and 2¹⁹/HCLK.

The timebase timer also has a function for supplying operating clocks for the timer output for the oscillation stabilization time or the watchdog timer etc.

(1) Register Configuration







3. Watchdog Timer

The watchdog timer is a 2-bit counter operating with an output of the timebase timer and resets the CPU when the counter is not cleared for a preset period of time.

(1) Register Configuration





4. 8/16-bit PPG Timer

The 8/16-bit PPG timer is a 2-CH reload timer module for outputting pulse having given frequencies/duty ratios.

The two modules performs the following operation by combining functions.


- 8-bit PPG output 2-CH independent operation mode This is a mode for operating independent 2-CH 8-bit PPG timer, in which PPG0 and PPG1 pins correspond to outputs from PPG0 and PPG1 respectively.
- 16-bit PPG timer output operation mode
 In this mode, PPG0 and PPG1 are combined to be operated as a 1-CH 8/16-bit PPG timer operating as a 16-bit timer. Because PPG0 and PPG1 outputs are reversed by an underflow from PPG1 outputting the same output pulses from PPG0 and PPG1 pins.
- 8 + 8-bit PPG timer output operation mode
 In this mode, PPG0 is operated as an 8-bit communications prescaler, in which an underflow output of PPG0 is used as a clock source for PPG1. A toggle output of PPG0 and PPG output of PPG1 are output from PPG0 and PPG1 respectively.
- PPG output operation

A pulse wave with any period/duty ratio is output. The module can also be used as a D/A converter with an external add-on circuit.


 PPG0 operating m 	node co	ontrol r	egiste	er ch.0	(PPGC	CO)						
Address b	oit 15 · · ·		• • bit 8	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
000044н		PPGC1)		PEN0	_	PE00	PIE0	PUF0	_	_	RESV	0X000XX1в
	·			R/W	_	R/W	R/W	R/W	_	_		
 PPG1 operating m 	node co	ontrol r	egiste	er ch.1	(PPGC	C1)						
Address	bit 15	bit 14	bit 13	bit 12	2 bit 11	bit 10) bit 9	bit 8	bit 7		···· bit 0	Initial value
000045н	PEN1	-	PEI0	PIE1	PUF	1 MD1	MDC	RES	v	(PPGC	0)	0Х00001в
	R/W	R/W	R/W	R/W			R/W	R/W				
 PPG0, 1 output co 		0		•	PGOE)						
Address b	oit 15 · · ·		• • bit 8		bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
000046н	(D	Disabled)	PCS2	PCS1	PCS0	PCM2	PCM1	PCM0	-	—	00000XXв
 PPG0 reload regis 	stor H (ch () (F	RIH	R/W	R/W	R/W	R/W	R/W	R/W	_	—	
Address		bit 14	bit 13		2 bit 11	bit 10) bit 9	bit 8	bit 7		····bit 0	Initial value
000041н										(PRLI		XXXXXXXX в
	R/W	R/W	R/W	/ R/W	/ R/W	/ R/W	/ R/W	/ R/V	V			
 PPG1 reload regis 	ster H o	ch.1 (P	RLH1	I)								
Address	bit 15	bit 14	bit 13	bit 12	2 bit 11	bit 10) bit 9	bit 8	bit 7		···· bit 0	Initial value
000043н										(PRLL ²		XXXXXXXX в
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W				
 PPG0 reload regis 		•		,								
Address	bit 15 · ·		• • bit 8	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
000040н		PRLH0)										XXXXXXXX в
	•			R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
 PPG1 reload regis 		•		,								
Address	bit 15 · ·		· · bit 8	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
000042н	(PRLH1)										XXXXXXXXB
				R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
R/W : Readable	and writa	able										
— : Reserved X : Undefined												
RESV: Reserved	bit											

(2) Block Diagram

• Block diagram of 8/16-bit PPG timer (ch.0)




• Block diagram of 8/16-bit PPG timer (ch.1)



5. 16-bit I/O timer

The 16-bit I/O timer module consists of one 16-bit free run timer, two input capture circuits, and four output comparators. This module allows two independent waveforms to be output on the basis of the 16-bit free run timer. Input pulse width and external clock periods can, therefore, be measured.

• Block Diagram



(1) 16-bit free run Timer


The 16-bit free run timer consists of a 16-bit up counter, a control register, and a communications prescaler register. The value output from the timer counter is used as basic timer (base timer) for input capture (ICU) and output compare (OCU).

- A counter operation clock can be selected from four internal clocks ($\phi/4$, $\phi/16$, $\phi/32$ and $\phi/64$).
- An interrupt can be generated by overflow of counter value or compare match with OCU compare register 0. (Compare match requires mode setup.)
- The counter value can be initialized to "0000H" by a reset, software clear or compare match with OCU compare register 0.

• Register Configuration

• free run	timer dat	a register (TCDT)									
	Address	bit 15bit 14bit 13bit 12b	oit 11bit 1	0 bit 9	bit 8 bit	7 bit 6	bit 5 bit	4 bit 3	bit 2 bit	1 bit 0	Initial value
	00056н 000057н	T15 T14 T13 T12	T11 T1	0 Т9	Т8 Т	7 T6	T5 T	4 ТЗ	T2 T	⁻ 1 T0	0000000в
		R/W R/W R/W R/W	R/W R/	W R/W	R/W R/	W R/W	R/W R/	/W R/W	R/W R	/W R/W	
• free run	timer cor	ntrol status register	(TCCS)							
ŀ	Address	bit 15·····bit 8	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
(00058н	(Disabled)	RESV	IVF	IVFE	STOP	MODE	CLR	CLK1	CLK0	0000000в
			R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
	Readable Reserved	and writable bit									

• Block Diagram



(2) Input Capture (ICU)


The input capture (ICU) generates an interrupt request to the CPU simultaneously with a storing operation of current counter value of the 16-bit free run timer to the ICU data register (IPCP) upon an input of a trigger edge to the external pin.

There are four sets (four channels) of the input capture external pins and ICU data registers, enabling measurements of maximum of four events.

- The input capture has two sets of external input pins (IN0, IN1) and ICU registers (IPCP), enabling measurements of maximum of four events.
- A trigger edge direction can be selected from rising/falling/both edges.
- The input capture can be set to generate an interrupt request at the storage timing of the counter value of the 16-bit free run timer to the ICU data register (IPCP).
- The input compare conforms to the extended intelligent I/O service (EI²OS).
- The input capture (ICU) function is suited for measurements of intervals (frequencies) and pulse widths.

	ata registe Address	bit 15	bit 14	bit 13		, bit 11	bit 10	bit 9	bit 8	bit 7 · ·		· · · bit 0	Initial value
IPCP0(high): IPCP1(high):		CP15	CP14	CP13	3 CP12	CP11	CP10	CP09) CP08	3 (IPCP	0 low, IP	CP1 low)	XXXXXXXXB
		R	R	R	R	R	R	R	R				
	Address	bit 15 · · ·		· bit 8	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
IPCP0(low): IPCP1(low):	000050н 000052н	(IPCP0 h	igh, IPCP	1 high)	CP07	CP06	CP05	CP04	CP03	CP02	CP01	CP00	XXXXXXXXB
					_	-	_		_	-	_		
Not	e [.] This regist	er holds a	16-bit fr	ee run	R timer val	R ue when	R the vali	R d edge o	R f the cor	R	R ina exter	R mal pin ini	out waveform is
	e: This regist detected. ontrol statu	(You can v	word-acc	ess thi	timer val	ue when	the valie	d edge o	f the cor				out waveform is
	detected.	(You can v	word-acc er (ICS	ess thi 01)	timer val	ue when	the valie	d edge o	f the cor				out waveform is Initial value
	detected.	(You can v Is regist bit 15···· (D	word-acc er (ICS	ess thi 601) · bit 8	timer val s registe	ue when r, but you	the valie cannot	d edge o progran	f the cor n it.)	respond	ing exter	nal pin inj	

• Block Diagram



(3) Output Compare (OCU)


The output compare (OCU) is two sets of compare units consisting of four-channel OCU compare registers, a comparator and a control register.

An interrupt request can be generated for each channel upon a match detection by performing time-division comparison between the OCU compare data register setting value and the counter value of the 16-bit free run timer.

The OUT pin can be used as a waveform output pin for reversing output upon a match detection or a generalpurpose output port for directly outputting the setting value of the CMOD bit.

Address	bit 15 bit 14	bit 13	bit 12	bit 11	bit 10	bit 9	bit 8	bit 7.		···bit 0	Initial value
000063н 000065н		—	CMOD	OTE1	OTEO	OTD1	OTDO	(O	CS0, OC	CS2)	00000в
 OCU control status 	s register ch.0	 , ch.2	R/W (OCS0	R/W , OCS	R/W 2)	R/W	R/W				
Address	bit 15· · · · · ·	·bit 8	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
000062н 000064н	(OCS1, OCS	3)	ICP1	ICP0	ICE1	ICE0	—	—	CST1	CST0	000000в
	`		R/W	R/W	R/W	R/W	_	'	R/W	R/W	
OCU compare reg	ister ch.0 to cł	n.3 (O	CCP0	to OC	CP3)						
	Address	bit 15	bit 14	bit 13	bit 12	bit 11	bit 10	bit 9	bit 8		Initial value
OCCP0 (high order add OCCP1 (high order add	lress): 00005Dн	C15	C14	C13	C12	C11	C10	C09	C08		XXXXXXXX
OCCP2 (high order add OCCP3 (high order add		R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
00000 //	Address		bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
OCCP0 (low order add OCCP1 (low order add			C07	C06	C05	C04	C03	C02	C01	C00	XXXXXXXXB
OCCP2 (low order add OCCP3 (low order add			R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
R/W : Reac — : Rese X : Unde											

• Block diagram




6. 8/16-bit up/down counter/timer

The 8/16-bit up/down counter/timer consists of six event input pins, two 8-bit up/down counters, two 8-bit reload compare registers, and their controllers.


Up/down count r Address	egister			hit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
000070H	·····	•••••		D07	D06	D05	D04	D03	D02	D01	D00	00000000в
0000708	(C	JDCR1)		R	R	 R	04 R	R	R	R	R	00000008
 Up/down count r 	eaister	1 (UD	CR1)	N	N	N	N	n	ĸ	ĸ	ĸ	
Address	bit 15	bit 14	bit 13	bit 12	bit 11	bit 10) bit 9	bit 8	bit 7 ·		· · · · bit 0	Initial value
000071н	D17	D16	D15	D14	D13	D12	D11	D10		(UDCR	0)	0000000 в
	R	R	R	R	R	R	R	R				
Reload compare	bit 15 · · ·			h:+ 7	h:+ C	64 F	L:4 A	h ¹ 4 O	h:+ 0	L 14 A	h.:	Leffel and see
Address	·····		8 110		bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
000072н	(RCR1)	L	D07	D06	D05	D04	D03	D02	D01	D00	0000000в
 Reload compare 	rogisto	r 1 /D(101	W	W	W	W	W	W	W	W	
 Reload compare Address 	bit 15	bit 14	bit 13	bit 12	bit 11	bit 10) bit 9	bit 8	bit 7 ·		· · · · bit 0	Initial value
000073 _H	D17	D16	D15	D14	D13	D12	D11	D10	_	(RCR0		0000000в
	W	W	W	W	w	W	W	W				
 Counter status re), 1 (C	SR0,	CSR1)								
	bit 15 · · ·		• bit 8	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
000074н 000078н	(Rese	erved are		CSTR	CITE	UDIE	CMPF	OVFF	UDFF	UDF1	UDF0	0000000 в
	• .	~		R/W	R/W	R/W	R/W	R/W	R/W	R	R	
Counter control r Address	bit 15				L1) bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
000076н	1	H0, CCR		_	СТИТ	UCRE	RLDE	UDCC	CGSC	CGE1	CGE0	- 0000000 в
00007Ан	(0014				R/W	R/W	R/W	R/W	R/W	R/W	R/W	-000000B
 Counter control r 	eaister	0 (CC	RH0)	_		17/11	11/11		1.7, 4.4	17/ 17	1	
Address	bit 15	bit 14	,	bit 12	bit 11	bit 10	bit 9	bit 8	bit 7 · ·		· · · · bit 0	Initial value
000077 н	M16E	CDCF	CFIE	CLKS		1 CMS	0 CES)	(CCRL	0)	0000000в
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			'	
 Counter control r 	•	•	,									
Address	bit 15	bit 14	bit 13								···· bit 0	Initial value
00007Вн		CDCF	CFIE)	(CCRL	1)	- 0000000 в
	—	R/W	R/W	R/W	R/W	R/W	R/W	R/W				
R/W : Reada R : Read o W : Write o — : Undefi	only	vritable										

(2) Block Diagram

• Block diagram of 8/16-bit up/down counter/timer 0



• Block diagram of 8/16-bit up/down counter/timer 1




7. Extended I/O serial interface

The extended I/O serial interface transfers data using a clock synchronization system having an 8-bit x 1 channel configuration.

For data transfer, you can select LSB first/MSB first.

Serial mode cont Address	trol upp bit 15	er stat bit 14		jister 0 bit 12	•				'		· · · · bit 0	Initial value
SMCSH0: 000049н SMCSH1: 00004Dн SMCSH2: 00007Dн	SMD2	SMD1	SMDC	SIE	SIR	BUS	Y STOP	STRT		(SMCS	L)	0000010в
SINC3H2. 00007 DH	R/W	R/W	R/W	R/W	R/W	R	R/W	R/W				
 Serial mode cont 	trol low	er statu	us reg	ister 0	to 2 (S	SMCSL	.0 to SI	MCSL2)			
	bit 15 · · ·		• • bit 8	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
SMCSL0: 000048н SMCSL1: 00004Сн SMCSL2: 00007Сн	(5	MCSH)		—		—	—	MODE	BDS	SOE	SCOE	0000в
SIVIC3L2. 00007CH				_	_	_	_	R/W	R/W	R/W	R/W	
Serial data regis												
Address SDR0: 00004A _H	bit 15 · · ·		· · bit 8	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
SDR1: 00004EH	(D	isabled)		D7	D6	D5	D4	D3	D2	D1	D0	XXXXXXXX в
SDR2: 00007EH			_	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
R/W : Readable and R : Read only — : Reserved X : Undefined	l writable											




8. I²C Interface

The I²C interface is a serial I/O port supporting Inter IC BUS operating as master/slave devices on I²C bus.

The MB90570/A series contains one channel of an I²C interface, having the following features.

- Master/slave transmission/reception
- Arbitration function
- Clock synchronization function
- Slave address/general call address detection function
- Transmission direction detection function
- Repeated generation function start condition and detection function
- Bus error detection function

 I²C bus st 	-												
	Address b			· ∙bit 8		bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
	000068н	(IBCR)		BB	RSC	AL	LRB	TRX	AAS	GCA	FBT	0000000в
					R	R	R	R	R	R	R	R	
• I ² C bus co	ontrol regi	ster (IB	SCR)										
	Address	bit 15	bit 14	bit 13	bit 12	bit 1	1 bit 10	bit 9	bit 8	bit 7 ·		· · · bit 0	Initial value
	000069н	BER	BEIE	SCC	MSS	AC	GCA	A INTE	INT		(IBSR)		0000000в
		R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W				
• I ² C bus cl	ock contro	ol regis	ter (IC	CR)									
	Address b	it 15 · · ·		· ·bit 8	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
	00006Ан	(1	ADR)		_	_	EN	CS4	CS3	CS2	CS1	CS0	0XXXXX _B
						_	R/W	R/W	R/W	R/W	R/W	R/W	
• I ² C bus ad	ddress reg	gister (I	ADR)										
	Address	bit 15	bit 14	bit 13	bit 12	bit 1	1 bit 10	bit 9	bit 8	bit 7 ·		· · · bit 0	Initial value
	00006Вн	—	A6	A5	A4	A3	A2	A1	A0		(ICCR)		-XXXXXXXB
			R/W	R/W	R/W	R/W	R/W	R/W	R/W				
• I ² C bus d	lata regist	er (IDA	R)										
	Address b	it 15 · · ·		· · bit 8	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
	00006Сн	(C	lisabled)	D7	D6	D5	D4	D3	D2	D1	D0	XXXXXXXXB
					R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
R R X	- : Reserv	nly ed	vritable										



9. UARTO (SCI), UART1 (SCI)

UART0 (SCI) and UART1 (SCI) are general-purpose serial data communication interfaces for performing synchronous or asynchronous communication (start-stop synchronization system).

- Data buffer: Full-duplex double buffer
- Transfer mode: Clock synchronized (with start and stop bit)
 - Clock asynchronized (start-stop synchronization system)
- Baud rate: Embedded dedicated baud rate generator
 - External clock input possible
 - Internal clock (a clock supplied from 16-bit reload timer 0 can be used.)
 - Asynchronization 9615 bps/31250 bps/4808 bps/2404 bps/1202 bps CLK synchronization 1 Mbps/500 kbps/250 kbps/125 kbps/62.5 kbps 12 MHz and 16 MHz
- Data length: 7 bit to 9 bit selective (without a parity bit)
- 6 bit to 8 bit selective (with a parity bit)
- Signal format: NRZ (Non Return to Zero) system
- Reception error detection: Framing error

Overrun error

Parity error (multi-processor mode is supported, enabling setup of any baud rate by an external clock.)


• Interrupt request: Receive interrupt (receive complete, receive error detection)

Transmit interrupt (transmission complete)


Transmit/receive conforms to extended intelligent I/O service (EI2OS)

 Serial contr 	rol registe	r 0,1 (S	SCR0,	SCR1)								
	ddress	bit 15	bit 14	bit 13	bit 12	bit 11	bit 10) bit 9	bit 8	bit 7.		····bit 0	Initial value
	00021н 00025н	PEN	Р	SBL	CL	A/D	REC	RXE	TXE	(S	MR0, SM	/IR1)	00000100B
		R/W	R/W	R/W	R/W	R/W	W	R/W	R/W			'	
 Serial mode 	e register	0, 1 (S	MR0, \$	SMR1)								
		oit 15⊷		·bit 8	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
	00020н 00024н	(SCF	R0, SCR	1)	MD1	MD0	CS2	CS1	CS0	RESV	SCKE	SOE	00000000B
 Serial statu 	ıs register	0,1 (S	SR0, S	SR1)	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
	ddress	bit 15	bit 14	bit 13	bit 12	bit 11	bit 10) bit 9	bit 8	bit 7.		····bit 0	Initial value
	00023н 00027н	PE	ORE	FRE	RDRF	TRDE	:	RIE	TIE			R0,SODR1)	00001-00в
		R	R	R	R	R		R/W	R/W				
 Serial input 	t data regi	ster 0,	1 (SIDF	R0, SI	DR1)								
		oit 15⊷		·bit 8	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
	00022н 00026н	(SSF	RO, SSR	1)	D7	D6	D5	D4	D3	D2	D1	D0	XXXXXXXX
					R	R	R	R	R	R	R	R	
 Serial output 	ut data reg	gister 0	,1 (SO	DR0,	SODR	1)							
	ddress I 00022H	oit 15· · ·		·bit 8	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
•	00022н 00026н	(SSF	R0, SSR	1)	D7	D6	D5	D4	D3	D2	D1	D0	XXXXXXXX в
	_				W	W	W	W	W	W	W	W	
 Communica 				-		•		,					
	ddress I 00028 _H	oit 15· · ·		·bit 8	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
-	00020н 0002Ан	(D	isabled)		MD	—	—	—	DIV3	DIV2	DIV1	DIV0	01111в
R W X	V: Readable : Read only : Write only : Reserved : Undefined /: Reserved	/ /	able		R/W	_	_	_	R/W	R/W	R/W	R/W	
_													

- (2) Block Diagram
- UART0 (SCI)



• UART1 (SCI)




10. DTP/External Interrupt Circuit

DTP (Data Transfer Peripheral), which is located between the peripheral circuit outside the device and the F²MC-16LX CPU, receives an interrupt request or DMA request generated by the external peripheral circuit* for transmission to the F²MC-16LX CPU. DTP is used to activate the intelligent I/O service or interrupt processing. As request levels for IRQ2 to IRQ7, two types of "H" and "L" can be selected for the intelligent I/O service. Rising and falling edges as well as "H" and "L" can be selected for an external interrupt request. For IRQ0 and IRQ1, a request by a level cannot be entered, but both edges can be entered.

* : The external peripheral circuit is connected outside the MB90570/A series device.

Note: IRQ0 and IRQ1 cannot be used for the intelligent I/O service and return from an interrupt.

 DTP/interrupt factor 	registe	er (EIR	R)									
Address	bit 15	bit 14	bit 13	bit 12	bit 11	bit 10	bit 9	bit 8	bit 7		· · · · bit 0	Initial value
000031н	ER7	ER6	ER5	ER4	ER3	ER2	ER1	ER0	7	(ENIR)	XXXXXXXXX B
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W				
DTP/interrupt enable	e regis	ter (EN	IIR)									
Address b	oit 15 · · ·		• • bit 8	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
000030н	(EIRR)		EN7	EN6	EN5	EN4	EN3	EN2	EN1	EN0	00000000B
			E	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
 Request level setting 	g regis	ter (EL	VR)									
Address b	oit 15 · · ·		• • bit 8	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
Low order address 000032H	(EL	√R uppe	r)	LB3	LA3	LB2	LA2	LB1	LA1	LB0	LA0	00000000B
				R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Address	bit 15	bit 14	bit 13	bit 12	bit 11	bit 10	bit 9	bit 8	bit 7		· · · · bit 0	
High order address 000033H	LB7	LA7	LB6	LA6	LB5	LA5	LB4	LA4		(ELVR lo	wer)	Initial value 00000000 в
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W				
R/W: Readab X :Undefine		ritable										



11. Delayed Interrupt Generation Module


The delayed interrupt generation module generates interrupts for switching tasks for development on a realtime operating system (REALOS series). The module can be used to generate softwarewise generates hardware interrupt requests to the CPU and cancel the interrupts.

This module does not conform to the extended intelligent I/O service (El²OS).

(1) Register Configuration

elayed interru	-	-				-				
Address	bit 15	bit 14	bit 13	bit 12	bit 11	bit 10	bit 9	bit 8	bit 7 · · · · · bit 0	Initial value
00009Fн	—	-	-	-	_	-	—	R0	(PACSR)	0в
	_							R/W		
Note: L	lpon a re	eset, an	interrupt	is cance	eled.					
	leadable leserved		table							

The DIRR is the register used to control delay interrupt request generation/cancellation. Programming this register with "1" generates a delay interrupt request. Programming this register with "0" cancels a delay interrupt request. Upon a reset, an interrupt is canceled. The reserved bit area can be programmed with either "0" or "1". For future extension, however, it is recommended that bit set and clear instructions be used to access this register.




12. 8/10-bit A/D Converter

The 8/10-bit A/D converter has a function of converting analog voltage input to the analog input pins (input voltage) to digital values (A/D conversion) and has the following features.

- Minimum conversion time: 26.3 µs (at machine clock of 16 MHz, including sampling time)
- Minimum sampling time: 4 $\mu s/256~\mu s$ (at machine clock of 16 MHz)
- Compare time: 176/352 machine cycles per channel (176 machine cycles are used for a machine clock below 8 MHz.)
- Conversion method: RC successive approximation method with a sample and hold circuit.
- 8-bit or 10-bit resolution
- Analog input pins: Selectable from eight channels by software Single conversion mode: Selects and converts one channel.
 Scan conversion mode:Converts two or more successive channels. Up to eight channels can be programmed. Continuous conversion mode: Repeatedly converts specified channels.
 Stop conversion mode:Stops conversion after completing a conversion for one channel and wait for the next activation (conversion can be started synchronously.)
- Interrupt requests can be generated and the extended intelligent I/O service (EI²OS) can be started after the end of A/D conversion. Furthermore, A/D conversion result data can be transferred to the memory, enabling efficient continuous processing.
- When interrupts are enabled, there is no loss of data even in continuous operations because the conversion data protection function is in effect.
- Starting factors for conversion: Selected from software activation, and external trigger (falling edge).


Address	tatus reg		•				bit 9	bit 8	bit 7		···· bit 0	Initial value
000037	BUSY	INT	INTE	PAUS	STS1	STSC	STRT	RESV	'	(ADCS	1)	00000000в
	R/W	R/W	R/W	R/W	R/W	R/W	W	R/W	-			
 A/D control s 	tatus re	gister lo	wer d	igits (Al	DCS1)							
Address	bit 15		· · bit 8	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
000036	1	(ADCS2)		MD1	MD0	ANS2	ANS1	ANS0	ANE2	ANE1	ANE0	00000000B
				R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
 A/D data regi 	ster upp	per digit	s (AD	CR2)								
Address	bit 15	bit 14	bit 13	bit 12	bit 11	bit 10	bit 9	bit 8	bit 7		···· bit 0	Initial value
000039	DSEL	ST1	ST0	CT1	хсто	_	D9	D8		(ADCR		00001-ХХв
	W	W	W	W	W	_	_	_	_			
 A/D data regi 	ster low	er digits	s (ADO	CR1)								
Address	bit 15 ·		· · bit 8	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
000038	1 ((ADCR2)		D7	D6	D5	D4	D3	D2	D1	D0	XXXXXXXX
				R	R	R	R	R	R	R	R	



13. 8-bit D/A Converter

The 8-bit D/A converter, which is based on the R-2R system, supports 8-bit resolution mode. It contains two channels each of which can be controlled in terms of output by the D/A control register.


• D/A converter of	data register ch.0	(DADR)	D)							
Address	bit 15 · · · · · · · · bit	8 bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
00003Ан	(DADR1)	DA07	DA06	DA05	DA04	DA03	DA02	DA01	DA00	XXXXXXXXB
	•	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
D/A converter of	data register ch.1	(DADR ⁻	1)							
Address	bit 15 bit 14 bit 1	3 bit 12	bit 11	bit 10	bit 9	bit 8	bit 7 ·		··· bit 0	Initial value
00003Bн	DA17 DA16 DA ²	5 DA1	4 DA13	DA12	2 DA11	DA10	<u>כ</u>	(DADR	0)	XXXXXXXX B
	R/W R/W R/V	V R/W	/ R/W	R/W	R/W	R/W	/			
 D/A control reg 	ister 0 (DACR0)									
Address	bit 15 · · · · · · bit	8 bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
00003Cн	(DACR1)	-	_	_	—	_	—	-	DAE0	Ов
			_	_			—		R/W	
 D/A control reg 	ister 1 (DACR1)									
Address	bit 15 bit 14 bit 1	3 bit 12	bit 11	bit 10	bit 9	bit 8	bit 7 ·		··· bit 0	Initial value
00003Dн		_		_	-	DAE	1	(DACR	D)	Ов
						R/W				
— : R	eadable and writable eserved ndefined									




14. Clock Timer

The clock timer control register (WTC) controls operation of the clock timer, and time for an interval interrupt.

(1) Register Configuration






15. Chip Select Output

This module generates a chip select signal for facilitating a memory and I/O unit, and is provided with eight chip select output pins. When access to an address is detected with a hardware-set area set for each pin register, a select signal is output from the pin.

 Chip selection control register 1, 3, 5, 7 (CSCR1, CSCR3, CSCR5, CSCR7) 												
Address CSCR1: 000081н CSCR3: 000083н CSCR5: 000085н CSCR7: 000087н	bit 15	bit 14	bit 13	bit 12	bit 11	bit 10) bit 9	bit 8	3 bit 7		···· bit 0	Initial value
	_	_	_	_	ACTL	. OPEI	L CSA	1 CSA	0 (CSCR0	, CSCR2, CS	СR4, CSCR6) 0000 в	
	_	—	—	-	R/W	R/W	R/W	R/W	/			
 Chip selection control register 0, 2, 4, 6 (CSCR0, CSCR2, CSCR4, CSCR6) 												
Address b CSCR0: 000080⊬ CSCR2: 000082⊬ CSCR4: 000084⊬	bit 15 · · ·		·bit 8	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value 0000 в
	(CSCR1, CS	CR3, CSCR5,	CSCR7)	_	—	_	—	ACTL	OPEL	CSA1	CSA0	
CSCR6: 000086H				_	—	—	—	R/W	R/W	R/W	R/W	
	Readab Reserve	le and wi ed	ritable									



(3) Decode Address Spaces

Pin	CSA 1 0		Decede encor	Number of	Demerle
name	1	0	Decode space	area bytes	Remarks
	0	0	F00000н to FFFFFFн	1 Mbyte	Becomes active when the program ROM
000	0	1	F80000н to FFFFFFн	512 kbyte	area or the program vector is fetched.
CS0	1	0	FE0000H to FFFFFFH	128 kbyte	
	1	1	_	Disabled	
	0	0	E00000H to EFFFFFH	1 Mbyte	Adapted to the data ROM and RAM areas,
CS1	0	1	F00000н to F7FFFFн	512 kbyte	and external circuit connection applications.
031	1	0	FC0000H to FDFFFFH	128 kbyte	
	1	1	68FF80н to 68FFFFн	128 byte	
	0	0	003000н to 003FFFн	4 kbyte	Adapted to the data ROM and RAM areas,
CS2	0	1	FA0000H to FBFFFFH	128 kbyte	and external circuit connection applications.
652	1	0	68FF80н to 68FFFFн	128 byte	
	1	1	68FF00н to 68FF7Fн	128 byte	
	0	0	F80000н to F9FFFFн	128 kbyte	Adapted to the data ROM and RAM areas,
CS3	0	1	68FF00н to 68FF7Fн	128 byte	and external circuit connection applications.
633	1	0	68FE80н to 68FEFFн	128 byte	
	1	1	_	Disabled	
	0	0	002800н to 002FFFн	2 kbyte	Adapted to the data ROM and RAM areas,
CS4	0	1	68FE80н to 68FEFFн	128 byte	and external circuit connection applications.
034	1	0	_	Disabled	
	1	1	_	Disabled	
	0	0	68FF80н to 68FFFFн	128 byte	Adapted to the data ROM and RAM areas,
CS5	0	1	—	Disabled	and external circuit connection applications.
035	1	0	—	Disabled	
-	1	1	—	Disabled	
	0	0	68FF00н to 68FF7Fн	128 byte	Adapted to the data ROM and RAM areas,
CS6	0	1	—	Disabled	and external circuit connection applications.
030	1	0	—	Disabled	
	1	1	_	Disabled	
CS7	_	—	_	Disabled	Disabled

16. Communications Prescaler Register

This register controls machine clock division.

Output from the communications prescaler register is used for UART0 (SCI), UART1 (SCI), and extended I/O serial interface.

The communications prescaler register is so designed that a constant baud rate may be acquired for various machine clocks.

(1) Register Configuration

 Communication 	ns prescaler control	registe	er 0,1 (CDCR	0, CDC	CR1)				
Address	bit 15 · · · · · · bit 8	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
000028н 00002Ан	(Disabled)	MD	_	_	_	DIV3	DIV2	DIV1	DIV0	0 1111 B
		R/W		_		R/W	R/W	R/W	R/W	
	: Readable and writable : Reserved									

17. Address Match Detection Function


When the address is equal to a value set in the address detection register, the instruction code loaded into the CPU is replaced forcibly with the INT9 instruction code (01H). As a result, when the CPU executes a set instruction, the INT9 instruction is executed. Processing by the INT#9 interrupt routine allows the program patching function to be implemented.

Two address detection registers are supported. An interrupt enable bit is prepared for each register. If the value set in the address detection register matches an address and if the interrupt enable bit is set at "1", the instruction code loaded into the CPU is replaced forcibly with the INT9 instruction code.

(1) Register Configuration

Program address detection register	r 0 to 2	(PADF	RO)						
Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
PADR0 (Low order address): $001FF0_H$									XXXXXXXXB
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
PADR0 (Middle order address): 001FF1н									XXXXXXXXB
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
PADR0 (High order address): $001FF2_{H}$									
 Program address detection register 	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
PADR1 (Low order address): 001FF3 _H									XXXXXXXXB
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
PADR1 (Middle order address): $001FF4_H$									XXXXXXXXB
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
PADR1 (High order address): $001FF5_{H}$									XXXXXXXXB
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Program address detection control Address	status bit 7	registe	er (PAC bit 5	SR) bit 4	bit 3	bit 2	bit 1	bit 0	
00009EH	RESV	RESV	RESV	RESV	AD1E	RESV	AD0E	RESV	Initial value 00000000 в
00009EH	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	00000008
	R/VV	R/VV	R/VV	K/W	K/VV	R/VV	R/VV	K/ W	
R/W: Readable and writable X : Undefined									
RESV: Reserved bit									


(2) Block Diagram



18. ROM Mirroring Function Selection Module


The ROM mirroring function selection module can select what the FF bank allocated the ROM sees through the 00 bank according to register settings.

(1) Register Configuration



Note: Do not access this register during operation at addresses 004000H to 00FFFFH.

(2) Block Diagram



19. Low-power Consumption (Standby) Mode

The F²MC-16LX has the following CPU operating mode configured by selection of an operating clock and clock operation control.

Clock mode

- PLL clock mode: A mode in which the CPU and peripheral equipment are driven by PLL-multiplied oscillation clock (HCLK).
- Main clock mode: A mode in which the CPU and peripheral equipment are driven by divided-by-2 of the oscillation clock (HCLK).

The PLL multiplication circuits stops in the main clock mode.

• CPU intermittent operation mode

The CPU intermittent operation mode is a mode for reducing power consumption by operating the CPU intermittently while external bus and peripheral functions are operated at a high-speed.


• Hardware standby mode

The hardware standby mode is a mode for reducing power consumption by stopping clock supply to the CPU by the low-power consumption control circuit, stopping clock supplies to the CPU and peripheral functions (timebase timer mode), and stopping oscillation clock (stop mode, hardware standby mode). Of these modes, modes other than the PLL clock mode are power consumption modes.

(1) Register Configuration

Address 0000A1н	bit 15 SCM	bit 14 MCM	bit 13 WS1		1	1		bit 8 CS0		(LPMCI	···· bit 0 R)	Initial value 11111100 в
	R	R	R/W	R/W	R/W	R/W	R/W	R/W				
ow-power con	sumptic	n mod	e cor	trol reg	jister (l		२)					
Address	bit 15 · · ·	•••••	• • bit 8	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
0000А0н	(C	KSCR)		STP	SLP	SPL	RST	TMD	CG1	CG0	SSR	00011000в
				W	W	R/W	W	R/W	W	R/W	R/W	
R/W	Readab Read or		ritable									

(2) Block Diagram



■ ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

(AVss = Vss = 0.0 V)

Devementer	Symbol	Va	lue	l Init	Bomorko
Parameter	Symbol	Min.	Max.	Unit	Remarks
	Vcc	Vss-0.3	Vss + 6.0	V	
	AVcc	Vss-0.3	Vss + 6.0	V	*1
Power supply voltage	AVRH, AVRL	Vss-0.3	Vss + 6.0	V	*1
	DVRH	Vss-0.3	Vss + 6.0	V	*1
Input voltage	Vı	Vss-0.3	Vss + 6.0	V	*2
Output voltage	Vo	Vss-0.3	Vss + 6.0	V	*2
"L" level maximum output current	Iol		15	mA	*3
"L" level average output current	IOLAV		4	mA	*4
"L" level total maximum output current	ΣΙοι		100	mA	
"L" level total average output current	ΣΙοιαν		50	mA	*5
"H" level maximum output current	Іон		-15	mA	*3
"H" level average output current	Іонач		-4	mA	*4
"H" level total maximum output current	ΣІон		-100	mA	
"H" level total average output current	ΣΙοήαν		-50	mA	*5
	_		300	mW	MB90573/4 MB90V570/A
Power consumption	PD		500	mW	MB90574C
			800	mW	MB90F574/A
Operating temperature	TA	-40	+85	°C	
Storage temperature	Tstg	-55	+150	°C	

*1: AVcc, AVRH, AVRL, and DVRH shall never exceed Vcc. AVRL shall never exceed AVRH.

*2: V_I and V_o shall never exceed V_{cc} + 0.3 V.

*3: The maximum output current is a peak value for a corresponding pin.

*4: Average output current is an average current value observed for a 100 ms period for a corresponding pin.

*5: Total average current is an average current value observed for a 100 ms period for all corresponding pins.

Note: Average output current = operating × operating efficiency

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

·	U				(AVss = Vss = 0.0 V)
Deremeter	Symbol	Va	lue	110:4	Bemerke
Parameter	Symbol	Min.	Max.	Unit	Remarks
	Vcc	3.0	5.5	V	Normal operation (MB90574/C)
Power supply voltage	Vcc	4.5	5.5	V	Normal operation (MB90F574/A)
	Vcc	3.0	5.5	V	Retains status at the time of operation stop
Smoothing capacitor	Cs	0.1	1.0	μF	*
Operating temperature	TA	-40	+85	°C	


2. Recommended Operating Conditions

* : Use a ceramic capacitor or a capacitor with equivalent frequency characteristics. The smoothing capacitor to be connected to the Vcc pin must have a capacitance value higher than Cs.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.



3. DC Characteristics

			(AVcc = Vcc = 5.0	0 V ± 10%,		s = 0.0 V, T	A = −4	0°C to +85°C)
Parameter	Symbol	Pin name	Condition	Min.	Value Typ.	Max.	Unit	Remarks
"H" level input	Vihs	CMOS hysteresis input pin	Vcc = 3.0 V to 5.5 V	0.8 Vcc		Vcc + 0.3	V	
voltage	VIHM	MD pin input	(MB90573) (MB90574)	Vcc - 0.3	_	Vcc + 0.3	V	
"L" level input	Vils	CMOS hysteresis input pin	$V_{cc} = 4.5 V \text{ to } 5.5 V$ (MB90F574)	Vss – 0.3	_	0.2 Vcc	V	
voltage	VILM	MD pin input	-	Vss - 0.3	_	Vss + 0.3	V	
"H" level output voltage	Vон	Other than PA6 and PA7	Vcc = 4.5 V Іон = -2.0 mA	Vcc-0.5	_	_	V	
"L" level output voltage	Vol	All output pins	Vcc = 4.5 V IoL = 2.0 mA	_	_	0.4	V	
Open-drain output leakage current	lleak	PA6, PA7	_	_	0.1	5	μΑ	
Input leakage current	lι	Other than PA6 and PA7	Vcc = 5.5 V Vss < Vi < Vcc	-5	_	5	μA	
Pull-up resistance	Rup	P00 to P07, P10 to P17, <u>P60</u> to P67, RST, MD0, MD1	_	15	30	100	kΩ	
Pull-down resistance	RDOWN	MD0 to MD2	_	15	30	100	kΩ	
	Icc	Vcc	Internal operation		30	40	mA	MB90574
	Icc	Vcc	at 16 MHz Vcc at 5.0 V		85	130	mA	MB90F574/A
	Icc	Vcc	Normal operation		50	80	mA	MB90574C
	Icc	Vcc	Internal operation		35	45	mA	MB90574
Power	Icc	Vcc	at 16 MHz Vcc at 5.0 V	—	90	140	mA	MB90F574/A
supply current*	Icc	Vcc	A/D converter operation	_	55	85	mA	MB90574C
	Icc	Vcc	Internal operation		40	50	mA	MB90574
	Icc	Vcc	at 16 MHz Vcc at 5.0 V		95	145	mA	MB90F574/A
	Icc	Vcc	D/A converter operation	_	65	85	mA	MB90574C

(Continued)

(Continued)

 $(AV_{CC} = V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ AV}_{SS} = V_{SS} = 0.0 \text{ V}, \text{ T}_{A} = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C})$

Parameter	Symbol	Pin name	Condition		Value		Unit	Remarks
Farameter	Symbol	Fininame	Condition	Min.	Тур.	Max.	Unit	Remarks
	lcc	Vcc	When data written in flash mode programming of erasing	_	95	140	mA	MB90F574/A
	Iccs	Vcc	Internal operation	—	7	12	mA	MB90574
	Iccs	Vcc	at 16 MHz Vcc = 5.0 V	_	5	10	mA	MB90F574/A
	Iccs	Vcc	In sleep mode		15	20	mA	MB90574C
	lcc∟	Vcc	Internal operation		0.1	1.0	mA	MB90574
	lcc∟	Vcc	at 8 kHz Vcc = 5.0 V		4	7	mA	MB90F574/A
Power supply	lcc∟	Vcc	T _A = +25°C Subsystem operation	_	0.03	1	mA	MB90574C
current*	Iccls	Vcc	Internal operation	_	30	50	mA	MB90574
	ICCLS	Vcc	at 8 kHz Vcc = 5.0 V		0.1	1	mA	MB90F574/A
	ICCLS	Vcc	T _A = +25°C In subsleep mode	—	10	50	μA	MB90574C
	Ісст	Vcc	Internal operation	_	15	30	μA	MB90574
	Ісст	Vcc	at 8 kHz Vcc = 5.0 V		30	50	μA	MB90F574/A
	Ісст	Vcc	T _A = +25°C In clock mode	_	1.0	30	μA	MB90574C
	Іссн	Vcc	T _A = +25°C		5	20	μA	MB90574
	Іссн	Vcc	In stop mode	—	0.1	10	μA	MB90F574/A MB90574C
Input capacitance	CIN	Other than AVcc, AVss, Vcc, Vss	—	_	10	80	pF	

* : The current value is preliminary value and may be subject to change for enhanced characteristics without previous notice.


4. AC Characteristics


(1) Reset, Hardware Standby Input Timing

 $(AVcc = Vcc = 5.0 V \pm 10\%, AVss = Vss = 0.0 V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$

Devementer	Symbol	Din nomo	Condition		lue	Unit	Bomarka
Parameter	Symbol	Pin name	Condition	Min.	Max.	Unit	Remarks
Reset input time	t rstl	RST		4 t _{CP} *	_	ns	
Hardware standby input time	t HSTL	HST		4 t _{CP} *	_	ns	

* : For tcp (internal operating clock cycle time), refer to "(3) Clock Timings."






(2) Specification for Power-on Reset

				(AVs	s = Vss = 0.	0 V, Ta	= -40°C to +85°C)
Parameter	Symbol	Din name	Condition	Va	lue	Unit	Remarks
Farameter	Symbol	FIII IIdille	Condition	Min.	Max.	Unit	Rellidiks
Power supply rising time	t R	Vcc		0.05	30	ms	*
Power supply cut-off time	toff	Vcc		4		ms	Due to repeated operations

*: Vcc must be kept lower than 0.2 V before power-on.

Notes: • The above ratings are values for causing a power-on reset. There are internal registers which can be initialized only by a power-on reset. Apply power according to this rating to ensure initialization of the registers.




(3) Clock Timings


	I	(AVcc =	VCC = 5.0 V	±10%, <i>F</i>		ss = 0.0	V, IA =	= −40°C to +85°C)
Parameter	Symbol	Pin name	Condition		Value		Unit	Remarks
Falameter	Symbol	i in name	Condition	Min.	Тур.	Max.	onit	itemaiks
Clask fraguancy	Fc	X0, X1		3	—	16	MHz	
Clock frequency	Fc∟	X0A, X1A		_	32.768	_	kHz	
	t HCYL	X0, X1		62.5		333	ns	
Clock cycle time	t LCYL	X0A, X1A			30.5	_	μs	
Input clock pulse width	Р _{WH} , Р _{WL}	X0	-	10	_	_	ns	Recommend duty ratio of 30% to 70%
	Р _{WLH} , P _{WLL}	X0A	-	_	15.2	_	μs	
Input clock rising/falling time	tcr, tc⊧	X0, X0A			_	5	ns	External clock operation
Internal operating clock	fср	_		1.5	—	16	MHz	Main clock operation
frequency	f LCP	_			8.192	_	kHz	Subclock operation
Internal operating clock cycle	t CP	_		62.5	_	333	ns	External clock operation
time	t LCP	_		_	122.1	_	μs	Subclock operation
Frequency fluctuation rate locked	Δf	—				5	%	*

 $(\Delta V_{cc} - V_{cc} - 5.0)/(\pm 10\%)$ $\Delta V_{cc} - V_{cc} - 0.0)/(T_{b} - 10\%)$ -40°C to ±85°C)

* : The frequency fluctuation rate is the maximum deviation rate of the preset center frequency when the multiplied PLL signal is locked.



The PLL frequency deviation changes periodically from the preset frequency "(about CLK × (1CYC to 50 CYC)", thus minimizing the chance of worst values to be repeated (errors are minimal and negligible for pulses with long intervals).



Input signal waveform
 Hystheresis input pin


 0.8 Vcc
 0.2 Vcc

 Pins other than hystheresis input/MD input


 0.7 Vcc
 0.3 Vcc

The AC ratings are measured for the following measurement reference voltages.

Output signal waveform



(4) Recommended Resonator Manufacturers



• Mask ROM product (MB90574)

Resonator manufacturer*	Resonator	Frequency (MHz)	C₁ (pF)	C₁ (pF)	R
	CSA2.00MG040	2.00	100	100	No required
	CSA4.00MG040	4.00	100	100	No required
Murata Mfg. Co., Ltd.	CSA8.00MTZ	8.00	30	30	No required
	CSA16.00MXZ040	16.00	15	15	No required
	CSA32.00MXZ040	32.00	5	5	No required
	CCR3.52MC3 to CCR6.96MC3	3.52 to 6.96	Built-in	Built-in	No required
TDK Corporation	CCR7.0MC5 to CCR12.0MC5	7.00 to 12.00	Built-in	Built-in	No required
	CCR20.0MSC6 to CCR32.0MSC6	20.00 to 32.00	Built-in	Built-in	No required
					(Continued

(Continued)

Flash product (MB90F574)											
Resonator manufacturer*	Resonator	Frequency (MHz)	C₁ (pF)	C2 (pF)	R						
	CSA2.00MG040	2.00	100	100	No required						
	CSA4.00MG040	4.00	100	100	No required						
Murata Mfg. Co., Ltd.	CSA8.00MTZ	8.00	30	30	No required						
	CSA16.00MXZ040	16.00	15	15	No required						
	CSA32.00MXZ040	32.00	5	5	No required						
	CCR3.52MC3 to CCR6.96MC3	3.52 to 6.96	Built-in	Built-in	No required						
TDK Corporation	CCR7.0MC5 to CCR12.0MC5	7.00 to 12.00	Built-in	Built-in	No required						
	CCR20.0MSC6 to CCR32.0MSC6	20.00 to 32.00	Built-in	Built-in	No required						

Inquiry: Murata Mfg. Co., Ltd.


• Murata Electronics North America, Inc.: TEL 1-404-436-1300

- Murata Europe Management GmbH: TEL 49-911-66870
- Murata Electronics Singapore (Pte.): TEL 65-758-4233
- **TDK** Corporation
- TDK Corporation of America Chicago Regional Office: TEL 1-708-803-6100
- TDK Electronics Europe GmbH Components Division: TEL 49-2102-9450
- TDK Singapore (PTE) Ltd.: TEL 65-273-5022
- TDK Hongkong Co., Ltd.: TEL: 852-736-2238
- Korea Branch, TDK Corporation: TEL 82-2-554-6636

(5) Clock Output Timing

 $(AVcc = Vcc = 5.0 V \pm 10\%, AVss = Vss = 0.0 V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$

Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks
Farameter	Symbol	Fill liame	Condition	Min.	Max.	Unit	itema ka
Cycle time	tcyc	CLK		62.5	—	ns	
$CLK \uparrow \rightarrow CLK \downarrow$	t CHCL	CLK		20	—	ns	




(6) Bus Read Timing

Devementer	Symbol	Din nome	Condition	Va	lue	110:4	Domorko
Parameter	Symbol	Pin name	Condition	Min.	Max.	Unit	Remarks
ALE pulse width	t lhll	ALE		1 tcp*/2 - 20		ns	
Effective address \rightarrow ALE \downarrow time	t avll	ALE, A23 to A16, AD15 to AD00		1 tcp*/2 – 20	_	ns	
$ALE \downarrow \rightarrow address$ effective time	t llax	ALE, AD15 to AD00		1 tcp*/2 – 15	_	ns	
	t avrl	RD, A23 to A16, AD15 to AD00		1 tcp* – 15	_	ns	
Effective address \rightarrow valid data input	tavdv	A23 to A16, AD15 to AD00			5 tcp*/2 – 60	ns	
RD pulse width	t rlrh	RD		3 tcp*/2 - 20	—	ns	
$\overline{RD} \downarrow \rightarrow valid data input$	t rldv	RD, AD15 to AD00	_		3 tcp*/2 − 60	ns	
$\overline{RD} \uparrow \to data hold time$	t RHDX	RD, AD15 to AD00		0	—	ns	
$\overline{RD} \uparrow \rightarrow ALE \uparrow time$	t RHLH	ALE, RD		1 tcp*/2 – 15		ns	
$\overline{RD} \uparrow \rightarrow address$ effective time	t RHAX	ALE, A23 to A16		1 tcp*/2 – 10	—	ns	
Effective address \rightarrow CLK \uparrow time	tavcн	CLK, A23 to A16, AD15 to AD00		1 tcp*/2 – 20		ns	
$\overline{RD} \downarrow \rightarrow CLK \uparrow time$	t RLCH	CLK, RD		1 tcp*/2 – 20	_	ns	
ALE $\downarrow \rightarrow \overline{RD} \downarrow$ time	talrl	ALE, RD		1 tcp*/2 – 15		ns	

 $(AVcc = Vcc = 5.0 V \pm 10\%, AVss = Vss = 0.0 V, T_A = -40^{\circ}C to +85^{\circ}C)$

* : For tcp (internal operating clock cycle time), refer to "(3) Clock Timings."




(7) Bus Write Timing

		(AVCC:	= Vcc = 5.0 V ±10%	%, AVSS = VSS	= 0.0 V, TA =	-40 (J 10 +05 C)
Parameter	Symbol	Pin name	Condition	Val	Value		Remarks
Farameter	Symbol	Fininame	Condition	Min.	Max.	Unit	Nellia KS
$\frac{\text{Effective address}}{\text{WR}} \downarrow \text{time}$	t avwl	WRL, WRH, A23 to A16, AD15 to AD00		1 tcp – 15	—	ns	
WR pulse width	t wlwh	WRL, WRH		3 tcp*/2 − 20	_	ns	
Write data $\rightarrow \overline{WR} \uparrow$ time	tovwн	WRL, WRH, AD15 to AD00		3 tc₂*/2 − 20	_	ns	
$\overline{WR} \uparrow ightarrow$ data hold time	t whdx	WRL, WRH, AD15 to AD00		20	_	ns	
$\overline{WR} \uparrow \rightarrow address$ effective time	t whax	WRL, WRH, A23 to A16		1 t _{CP} */2 – 10	—	ns	
$\overline{WR} \uparrow \rightarrow ALE \uparrow time$	twhlh	ALE, WRL		1 tcp*/2 – 15	—	ns	
$\overline{WR}\downarrow \to CLK\uparrowtime$	t wlch	CLK, WRH		1 tcp*/2 – 20	_	ns	

11 E 0 1/ 1 100/ A1/ ١/ 10°C to 195°C)


* : For tcp (internal operating clock cycle time), refer to "(3) Clock Timings."



(8) Ready Input Timing

$(AV_{CC} = V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ AV}_{SS} = V_{SS} = 0.0 \text{ V}, \text{ T}_{A} = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}$										
Parameter	Symbol	Pin name	Condition	Va	lue	Unit	Remarks			
Parameter	Symbol		Condition	Min.	Max.					
RDY setup time	t RYHS	RDY		45	_	ns				
RDY hold time	t ryhh	RDY	—	0		ns				

Note: Use the automatic ready function when the setup time for the rising edge of the RDY signal is not sufficient.




(9) Hold Timing

$(AVcc = Vcc = 5.0 V \pm 10\%, AVss = Vss = 0.0 V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$

Parameter Symbo		Pin name	Condition	Va	lue	Unit	Remarks
Parameter	Symbol	Fininame	Condition	Min.	Max.	Unit	Nellia K5
$\frac{\text{Pins in floating status}}{\text{HAK}} \downarrow \text{time}$	t xhal	HAK		30	1 t _{CP} *	ns	
$\overline{HAK} \uparrow \rightarrow pin valid time$	tнанv	HAK		1 tcp*	2 tcp*	ns	

* : For tcp (internal operating clock cycle time), refer to "(3) Clock Timings."

Note: More than 1 machine cycle is needed before HAK changes after HRQ pin is fetched.




(10) UART0 (SCI), UART1 (SCI) Timing

		(AVcc =	$=$ Vcc $=$ 5.0 V \pm 10%,	, AVss = Vss	= 0.0 V, TA	= -40°	C to +85°C)
Parameter	Symbol	Pin name	Condition	Va	lue	Unit	Remarks
Farameter	Symbol	FIII IIdille	Condition	Min.	Max.	Unit	Nema KS
Serial clock cycle time	t scyc	SCK0 to SCK4		8 tcp*	_	ns	
$SCK \downarrow \rightarrow SOT delay $ time	t slov	SCK0 to SCK4, SOT0 to SOT4	Internal shift clock mode	- 80	80	ns	
Valid SIN $ ightarrow$ SCK \uparrow	tı∨sн	SCK0 to SCK4, SIN0 to SIN4	+ 1 TTL for an	100	_	ns	
$SCK \uparrow \rightarrow valid SIN$ hold time	tsнıx	SCK0 to SCK4, SIN0 to SIN4	output pin	60		ns	
Serial clock "H" pulse width	t s∺s∟	SCK0 to SCK4		4 tcp*		ns	
Serial clock "L" pulse width	t slsh	SCK0 to SCK4	External shift	4 t cp*		ns	
$SCK \downarrow \rightarrow SOT$ delay time	t slov	SCK0 to SCK4, SOT0 to SOT4	clock mode C∟ = 80 pF + 1 TTL for an	_	150	ns	
Valid SIN $ ightarrow$ SCK \uparrow	tıvsн	SCK0 to SCK4, SIN0 to SIN4	output pin	60	_	ns	
$SCK \uparrow \rightarrow valid SIN$ hold time	tsнıx	SCK0 to SCK4, SIN0 to SIN4		60		ns	

* : For tcp (internal operating clock cycle time), refer to "(3) Clock Timings."


Notes: • These are AC ratings in the CLK synchronous mode.
• CL is the load capacitance value connected to pins while testing.



(11) Timer Input Timing

	$(AV_{CC} = V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ AV}_{SS} = V_{SS} = 0.0 \text{ V}, \text{ T}_{A} = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C})$									
Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks			
Parameter	Symbol	Fininame	Condition	Min.	Max.	Unit	itema ka			
Input pulse width	tтıwн, tтıw∟	INO, IN1	_	4 t cp*	_	ns				


* : For tcp (internal operating clock cycle time), refer to "(3) Clock Timings."



(12) Timer Output Timing

 $(AVcc = Vcc = 5.0 V \pm 10\%, AVss = Vss = 0.0 V, T_A = -40^{\circ}C to +85^{\circ}C)$


Parameter	Symbol	Pin name	Condition	Va	lue	Unit	Remarks
Falameter	Symbol	i in name	Condition	Min.	Max.	Onit	itema ka
$CLK \uparrow \rightarrow T_{OUT}$ transition time	ITO	OUT0 to OUT3, PPG0, PPG1		30	_	ns	



(13) Trigger Input Timing

$(AV_{CC} = V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ AV}_{SS} = \text{V}_{SS} = 0.0 \text{ V}, \text{ T}_{A} = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}$										
Parameter	Symbol	Pin name	Condition	Va	lue	Unit	Remarks			
Farameter	Symbol			Min.	Max.		itema ka			
Input pulse width	t trgl	IRQ0 to IRQ5, ADTG, IN0, IN1	_	5 tcp*	_	ns				

* : For tcp (internal operating clock cycle time), refer to "(3) Clock Timings."




(14) Chip Select Output Timing

$(AVcc = Vcc = 5.0 V \pm 10\%, AVss = Vss = 0.0 V, 1A = -$								
Parameter	Cumhal	Pin name	Condition	Value		Unit	Remarks	
Farameter	Symbol	Fin name	Condition	Min.	Max.	Unit	Remarks	
Valid chip select output \rightarrow Valid data input time	tsvdv	CS0 to CS7, AD15 to AD00		_	5 tcp*/2 – 60	ns		
$\overline{\text{RD}} \uparrow \rightarrow \text{chip select}$ output effective time	t RHSV	RD, CS0 to CS7		1 tcp*/2 – 10	_	ns		
$\overline{WR} \uparrow \rightarrow chip select$ output effective time	t whsv	CS0 to CS7, WRL, WRH	_	1 tcp*/2 – 10	_	ns		
Valid chip select output \rightarrow CLK \uparrow time	t svcн	CLK, CS0 to CS7		1 tcp*/2 – 20	—	ns		

(AVcc = Vcc = 5.0 V \pm 10%, AVss = Vss = 0.0 V, T_A = -40°C to +85°C)

* : For tcp (internal operating clock cycle time), refer to "(3) Clock Timings."



(15) I²C Timing


		(AVcc :	= Vcc $=$ 2.7			, IA =	–40°C to +85°C)
Parameter	Symbol	Pin name	Condition	Va	lue	Unit	Remarks
Falalleter	Symbol	Finname	Condition	Min.	Max.	Unit	Remarks
Internal clock cycle time	tcp	—		62.5	666	ns	All products
Start condition output	t stao			tcp×m×n/2-20	tcp×m×n/2+20	ns	
Stop condition output	tsтоо	SDA,SCL		tc⊧(m×n/ 2+4)-20	tc⊧(m×n/ 2+4)+20	ns	Only as master
Start condition detection	t stai	02/ 4002		3tcp+40	—	ns	
Stop condition detection	t stoi			3tcp+40		ns	Only as slave
SCL output "L" width	tLowo	001		tcp×m×n/2-20	tcp×m×n/2+20	ns	
SCL output "H" width	tнідно	SCL		tc⊧(m×n/ 2+4)-20	tc⊧(m×n/ 2+4)+20	ns	Only as master
SDA output delay time	tdoo			2tcp-20	2tcp+20	ns	
Setup after SDA output interrupt period	toosuo	SDA,SCL		4tcp-20	_	ns	
SCL input "L" width	t∟owi	SCL		3tcp+40	_	ns	
SCL input "H" width	tніgнi	JUL		tcp +40	—	ns	
SDA input setup time	tsui			40	—	ns	
SDA input hold time	tноi	SDA,SCL		0	—	ns	

 $(AV_{CC} = V_{CC} = 2.7 \text{ V to } 5.5 \text{ V}, \text{ AV}_{SS} = \text{V}_{SS} = 0.0 \text{ V}, \text{ T}_{A} = -40^{\circ}\text{C to } +85^{\circ}\text{C})$

Notes: • "m" and "n" in the above table represent the values of shift clock frequency setting bits (CS4-CS0) in the clock control register "ICCR". For details, refer to the register description in the hardware manual.

• tbosuo represents the minimum value when the interrupt period is equal to or greater than the SCL "L" width.

• The SDA and SCL output values indicate that rise time is 0 ns.




(16) Pulse Width on External Interrupt Pin at Return from STOP Mode

(AVcc = Vcc = 2.7 V to 5.5 V, AVss = Vss = 0.0 V, T_A = -40°C to +85°C)

	Parameter	Symbol	Pin name	Condition	Va	lue	Unit	Remarks
					Min.	Max.	Unit	Nellia KS
	Input pulse width	tirqwh tirqwl	IRQ2 to IRQ7	_	6tcp	—	ns	

* : For tcp (internal operating clock cycle time), refer to "(3) Clock Timings."



5. A/D Converter Electrical Characteristics

	(AVcc = Vc	c = 2.7 V to	5.5 V, AVss = Vss = 0.0 V, 2.7 V	$l \leq AVRH -$	- AVRL, TA Value	= −40°C to	+85°C)	
Parameter	Symbol	Pin name	Condition		Unit			
Farameter	Symbol	FIII IIdille	Condition	Min.	Тур.	Max.	Onit	
Resolution		—		_	8/10	—	bit	
Total error		—			—	±5.0	LSB	
Non-linear error	 				_	±2.5	LSB	
Differential linearity error						±1.9	LSB	
Zero transition voltage	Vот	AN0 to AN7		–3.5 LSB	+0.5 LSB	+4.5 LSB	mV	
Full-scale transition voltage	VFST	AN0 to AN7		AVRH 6.5 LSB	AVRH –1.5 LSB	AVRH +1.5 LSB	mV	
Conversion time	_	_	$V_{CC} = 5.0 \text{ V} \pm 10\%$ at machine clock of 16 MHz	352tcp	—		μs	
Sampling period	_		$V_{cc} = 5.0 \text{ V} \pm 10\%$ at machine clock of 6 MHz	64tcp	—	—	μs	
Analog port input current	Iain	AN0 to AN7		—	—	10	μΑ	
Analog input voltage	VAIN	AN0 to AN7		AVRL		AVRH	V	
Reference	_	AVRH		AVRL +2.7		AVcc	V	
voltage	_	AVRL		0		AVRH -2.7	V	
	IA	AVcc			5		mA	
Power supply current	Іан	AVcc	CPU stopped and 8/10-bit A/D converter not in operation (Vcc = AVcc = AVRH = 5.0 V)			5	μA	
	lr	AVRH		_	400	_	μΑ	
Reference voltage supply current	Irh	AVRH	CPU stopped and 8/10-bit A/D converter not in operation (Vcc = AVcc = AVRH = 5.0 V)			5	μΑ	
Offset between channels		AN0 to AN7	_			4	LSB	


6. A/D Converter Glossary

Resolution: Analog changes that are identifiable with the A/D converter

Linearity error: The deviation of the straight line connecting the zero transition point ("00 0000 0000" ↔ "00 0000 0001") with the full-scale transition point ("11 1111 1110" ↔ "11 1111 1111") from actual conversion characteristics


Differential linearity error: The deviation of input voltage needed to change the output code by 1 LSB from the theoretical value

Total error: The total error is defined as a difference between the actual value and the theoretical value, which includes zero-transition error/full-scale transition error and linearity error.



(Continued)

(Continued)




7. Notes on Using A/D Converter

Select the output impedance value for the external circuit of analog input according to the following conditions. Output impedance values of the external circuit of 7 k Ω or lower are recommended.

When capacitors are connected to external pins, the capacitance of several thousand times the internal capacitor value is recommended to minimized the effect of voltage distribution between the external capacitor and internal capacitor.

When the output impedance of the external circuit is too high, the sampling period for analog voltages may not be sufficient (sampling period = $4.00 \ \mu s$ @machine clock of 16 MHz).



• Error


The smaller the | AVRH – AVRL |, the greater the error would become relatively.


8. D/A Converter Electrical Characteristics


$(AV_{CC} = V_{CC} = DV_{CC} = 5.0 \text{ V} \pm 10\%, \text{ AV}_{SS} = V_{SS} = DV_{SS} = 0.0 \text{ V}, \text{ T}_{A} = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C})$							
Deremeter	Symbol	Din nome	Value			Unit	Remarks
Parameter	Symbol	Pin name	Min.	Тур.	Max.	Unit	Remarks
Resolution		—	_	8	—	bit	
Differential linearity error	_	_	_		±0.9	LSB	
Absolute accuracy		—	—	_	±1.2	%	
Linearity error		—	_	_	±1.5	LSB	
Conversion time				10	20	μs	Load capacitance: 20 pF
Analog reference voltage	_	DVcc	Vss + 3.0	_	AVcc	V	
Reference voltage	Idvr	DVcc	_	120	300	μA	Conversion under no load
supply current	IDVRS	DVcc			10	μΑ	In sleep mode
Analog output impedance	_			20		kΩ	

■ EXAMPLE CHARACTERISTICS


(1) Power Supply Current (MB90574)










(2) Power Supply Current (MB90F574)









(3) Power Supply Current (MB90574C)







■ INSTRUCTIONS (351 INSTRUCTIONS)

Table 1 Explanation of Items in Tables of Instructions

ltem	Meaning
Mnemonic	Upper-case letters and symbols: Represented as they appear in assembler. Lower-case letters: Replaced when described in assembler. Numbers after lower-case letters: Indicate the bit width within the instruction code.
#	Indicates the number of bytes.
~	Indicates the number of cycles. m: When branching n : When not branching See Table 4 for details about meanings of other letters in items.
RG	Indicates the number of accesses to the register during execution of the instruction. It is used calculate a correction value for intermittent operation of CPU.
В	Indicates the correction value for calculating the number of actual cycles during execution of the instruction. (Table 5) The number of actual cycles during execution of the instruction is the correction value summed with the value in the "~" column.
Operation	Indicates the operation of instruction.
LH	Indicates special operations involving the upper 8 bits of the lower 16 bits of the accumulator. Z : Transfers "0". X : Extends with a sign before transferring. - : Transfers nothing.
AH	Indicates special operations involving the upper 16 bits in the accumulator. * : Transfers from AL to AH. - : No transfer. Z : Transfers 00 _H to AH. X : Transfers 00 _H or FF _H to AH by signing and extending AL.
	Indicates the status of each of the following flags: I (interrupt enable), S (stack), T (sticky bit),
S	N (negative), Z (zero), V (overflow), and C (carry).
Т	* : Changes due to execution of instruction. – : No change.
Ν	S : Set by execution of instruction.
Z	R : Reset by execution of instruction.
V	
С	
RMW	 Indicates whether the instruction is a read-modify-write instruction. (a single instruction that reads data from memory, etc., processes the data, and then writes the result to memory.) * : Instruction is a read-modify-write instruction. - : Instruction is not a read-modify-write instruction. Note: A read-modify-write instruction cannot be used on addresses that have different meanings depending on whether they are read or written.

Number of execution cycles

The number of cycles required for instruction execution is acquired by adding the number of cycles for each instruction, a corrective value depending on the condition, and the number of cycles required for program fetch. Whenever the instruction being executed exceeds the two-byte (word) boundary, a program on an internal ROM connected to a 16-bit bus is fetched. If data access is interfered with, therefore, the number of execution cycles is increased.

For each byte of the instruction being executed, a program on a memory connected to an 8-bit external data bus is fetched. If data access in interfered with, therefore, the number of execution cycles is increased. When a general-purpose register, an internal ROM, an internal RAM, an internal I/O device, or an external bus is accessed during intermittent CPU operation, the CPU clock is suspended by the number of cycles specified by the CG1/0 bit of the low-power consumption mode control register. When determining the number of cycles required for instruction execution during intermittent CPU operation, therefore, add the value of the number of times access is done \times the number of cycles suspended as the corrective value to the number of ordinary execution cycles.

Symbol	Meaning
A	32-bit accumulator The bit length varies according to the instruction. Byte : Lower 8 bits of AL Word : 16 bits of AL Long : 32 bits of AL and AH
AH AL	Upper 16 bits of A Lower 16 bits of A
SP	Stack pointer (USP or SSP)
PC	Program counter
PCB	Program bank register
DTB	Data bank register
ADB	Additional data bank register
SSB	System stack bank register
USB	User stack bank register
SPB	Current stack bank register (SSB or USB)
DPR	Direct page register
brg1	DTB, ADB, SSB, USB, DPR, PCB, SPB
brg2	DTB, ADB, SSB, USB, DPR, SPB
Ri	R0, R1, R2, R3, R4, R5, R6, R7
RWi	RW0, RW1, RW2, RW3, RW4, RW5, RW6, RW7
RWj	RW0, RW1, RW2, RW3
RLi	RL0, RL1, RL2, RL3
dir	Compact direct addressing
addr16 addr24 ad24 0 to 15 ad24 16 to 23	Direct addressing Physical direct addressing Bit 0 to bit 15 of addr24 Bit 16 to bit 23 of addr24
io	I/O area (000000н to 0000FFн)
imm4 imm8 imm16 imm32 ext (imm8)	4-bit immediate data 8-bit immediate data 16-bit immediate data 32-bit immediate data 16-bit data signed and extended from 8-bit immediate data
disp8 disp16	8-bit displacement 16-bit displacement
bp	Bit offset
vct4 vct8	Vector number (0 to 15) Vector number (0 to 255)
()b	Bit address
rel	PC relative addressing
ear eam	Effective addressing (codes 00 to 07) Effective addressing (codes 08 to 1F)
rlst	Register list

 Table 2
 Explanation of Symbols in Tables of Instructions

Code		Notation	1	Address format	Number of bytes in address extension *
00 01 02 03 04 05 06 07	R0 R1 R2 R3 R4 R5 R6 R7	RW0 RW1 RW2 RW3 RW4 RW5 RW6 RW7	RL0 (RL0) RL1 (RL1) RL2 (RL2) RL3 (RL3)	Register direct "ea" corresponds to byte, word, and long-word types, starting from the left	
08 09 0A 0B	@R' @R' @R' @R'	W1 W2		Register indirect	0
0C 0D 0E 0F	@R' @R'	W0 + W1 + W2 + W3 +		Register indirect with post-increment	0
10 11 12 13 14 15 16 17	@R' @R' @R' @R' @R'	W0 + dis W1 + dis W2 + dis W3 + dis W4 + dis W5 + dis W6 + dis W7 + dis	p8 p8 p8 p8 p8 p8 p8 p8	Register indirect with 8-bit displacement	1
18 19 1A 1B	@R' @R'	W0 + dis W1 + dis W2 + dis W3 + dis	p16 p16	Register indirect with 16-bit displacement	2
1C 1D 1E 1F	@R	W0 + RW W1 + RW C + disp1 r16	/7	Register indirect with index Register indirect with index PC indirect with 16-bit displacement Direct address	0 0 2 2

Table 3 Effective Address Fields

Note : The number of bytes in the address extension is indicated by the "+" symbol in the "#" (number of bytes) column in the tables of instructions.

Code	Operand	(a) Number of execution cycles for each type of addressing	Number of register accesses for each type of addressing
00 to 07	Ri RWi RLi	Listed in tables of instructions	Listed in tables of instructions
08 to 0B	@RWj	2	1
0C to 0F	@RWj +	4	2
10 to 17	@RWi + disp8	2	1
18 to 1B	@RWj + disp16	2	1
1C 1D 1E 1F	@RW0 + RW7 @RW1 + RW7 @PC + disp16 addr16	4 4 2 1	2 2 0 0

Table 4 Number of Execution Cycles for Each Type of Addressing

Note : "(a)" is used in the "~" (number of states) column and column B (correction value) in the tables of instructions.

Operand	(b)	byte	(c) v	vord	(d) long			
Operand	Cycles	Access	Cycles	Access	Cycles	Access		
Internal register	+0	1	+0	1	+0	2		
Internal memory even address Internal memory odd address	+0 +0	1 1	+0 +2	1 2	+0 +4	2 4		
Even address on external data bus (16 bits) Odd address on external data bus (16 bits)	+1 +1	1 1	+1 +4	1 2	+2 +8	2 4		
External data bus (8 bits)	+1	1	+4	2	+8	4		

Notes: • "(b)", "(c)", and "(d)" are used in the "~" (number of states) column and column B (correction value) in the tables of instructions.

• When the external data bus is used, it is necessary to add in the number of wait cycles used for ready input and automatic ready.

Table 6 Correction Values for Number of Cycles Used to Calculate Number of Program Fetch Cycles

Instruction	Byte boundary	Word boundary
Internal memory		+2
External data bus (16 bits)		+3
External data bus (8 bits)	+3	_

Notes: • When the external data bus is used, it is necessary to add in the number of wait cycles used for ready input and automatic ready.

• Because instruction execution is not slowed down by all program fetches in actuality, these correction values should be used for "worst case" calculations.

N	Inemonic	#	~	RG	В	Operation	LH	AH	I	s	т	Ν	z	v	С	RMW
MOV MOV MOV MOV MOV MOV MOV MOV	A, dir A, addr16 A, Ri A, ear A, eam A, io A, #imm8 A, @A A, @RLi+disp8 A, #imm4	2 3 1 2 2+ 2 2 3 1	3 4 2 3+ (a) 3 2 3 10 1	0 0 1 1 0 0 0 2 0	(b) (b) 0 (b) (b) (b) 0 (b) 0	byte (A) \leftarrow (dir) byte (A) \leftarrow (addr16) byte (A) \leftarrow (Ri) byte (A) \leftarrow (ear) byte (A) \leftarrow (eam) byte (A) \leftarrow (io) byte (A) \leftarrow (io) byte (A) \leftarrow (i(RLi)+disp8) byte (A) \leftarrow imm4	Z Z Z Z Z Z Z Z Z Z Z Z Z	* * * * * _ * *				* * * * * * * R	* * * * * * * *			- - - - - - - - -
MOVX MOVX MOVX MOVX MOVX MOVX MOVX MOVX	A, dir A, addr16 A, Ri A, ear A, eam A, io A, #imm8 A, @A A,@RWi+disp8 A, @RLi+disp8	2 3 2 2 2 2 2 2 2 2 2 3	3 4 2 3+ (a) 3 2 3 5 10	0 0 1 0 0 0 1 2	(b) (b) 0 (b) (b) (b) (b) (b)	byte (A) \leftarrow (dir) byte (A) \leftarrow (addr16) byte (A) \leftarrow (Ri) byte (A) \leftarrow (ear) byte (A) \leftarrow (eam) byte (A) \leftarrow (io) byte (A) \leftarrow (io) byte (A) \leftarrow ((A)) byte (A) \leftarrow ((RWi)+disp8) byte (A) \leftarrow ((RLi)+disp8)	× × × × × × × × × × × × × × × × × × ×	* * * * * * * *				* * * * * * * *	* * * * * * * * *			- - - - - - - - - -
MOV MOV MOV MOV MOV MOV MOV MOV MOV MOV	dir, A addr16, A Ri, A ear, A eam, A io, A @RLi+disp8, A Ri, ear Ri, ear Ri, eam ear, Ri eam, Ri Ri, #imm8 io, #imm8 dir, #imm8 ear, #imm8 ear, #imm8 ear, #imm8 ear, #imm8	2 3 1 2 + 2 3 2 + 2 2 + 2 3 3 3 2 + 2 3 3 3 + 2	3423+ (a)31034+ (a)45+ (a)25524+ (a)3	$\begin{array}{c} 0 \\ 0 \\ 1 \\ 1 \\ 0 \\ 2 \\ 2 \\ 1 \\ 2 \\ 1 \\ 1 \\ 0 \\ 0 \\ 1 \\ 0 \\ 0 \\ \end{array}$	(b) (b) (b) (b) (b) (b) (b) (b) (b) (b)	byte (dir) \leftarrow (A) byte (addr16) \leftarrow (A) byte (Ri) \leftarrow (A) byte (ear) \leftarrow (A) byte (ear) \leftarrow (A) byte (io) \leftarrow (A) byte (io) \leftarrow (A) byte (Ri) \leftarrow (ear) byte (Ri) \leftarrow (ear) byte (ear) \leftarrow (Ri) byte (ear) \leftarrow (Ri) byte (io) \leftarrow imm8 byte (io) \leftarrow imm8 byte (io) \leftarrow imm8 byte (ear) \leftarrow imm8						* * * * * * * * * * * - *	* * * * * * * * * * * - *			
XCH XCH XCH XCH	A, ear A, eam Ri, ear Ri, eam	2 2+ 2 2+	4 5+ (a) 7 9+ (a)	2 0 4 2	0 $2 \times (b)$ 0 $2 \times (b)$	byte (A) \leftrightarrow (ear) byte (A) \leftrightarrow (eam) byte (Ri) \leftrightarrow (ear) byte (Ri) \leftrightarrow (eam)	Z Z -	- - -	 	 	- - -	 	- - -	- - -	- - -	- - -

Table 7 Transfer Instructions (Byte) [41 Instructions]

$\begin{array}{c c c c c c c c c c c c c c c c c c c $	
MOVW A, dn 2 3 0 (c) word (A) \leftarrow (dn) - <t< td=""><td></td></t<>	
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	
MOVW A, ear2210word $(A) \leftarrow (ear)$ -***MOVW A, eam2+3+ (a)0(c)word $(A) \leftarrow (eam)$ -***MOVW A, io230(c)word $(A) \leftarrow (io)$ -***-	
MOVW A, io 2 3 0 (c) word (A) \leftarrow (io) $- * - - * * - -$	-
$ V OVVV A, O 2 3 0 (C) WOId (A) \leftarrow (IO) - - - - - - - - - $	
	·
MOVW A, @A 2 3 0 (c) word (A) \leftarrow ((A)) $ -$	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	
MOVW A, @RLi+disp8 3 10 2 (c) word (A) \leftarrow ((RLi)+disp8) - * * *	
MOVW dir, A 2 3 0 (c) word (dir) \leftarrow (A) $ -$	· _
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	
V OVVV SP, A	
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	
MOVW io, A $2 \ 3 \ 0 \ (c)$ word (call) $(A) \ - \ - \ - \ - \ - \ - \ + \ * \ - \ - \ - \ - \ - \ - \ - \ - \ -$	
$MOVW @RWi+disp8, A 2 5 1 (c) word ((RWi)+disp8) \leftarrow (A) - - - - - * * - - -$	-
MOVW @ RLi+disp8, A 3 10 2 (c) word ((RLi) +disp8) ← (A) * * +	· _
MOVW RWi, ear 2 3 2 (0) word (RWi) \leftarrow (ear) $ +$ * $+$ $ -$	· -
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	
v = v	
MOVW eam, RWi2+5+ (a)1(c)word (eam) \leftarrow (RWi)	
MOVW io, #imm16 4 5 0 (c) word (io) \leftarrow imm16 - - - - - - - - -	
MOVW ear, #imm16 4 2 1 0 word (ear) \leftarrow imm16 - - - - * * - -	
MOVW eam, #imm16 $ 4+ 4+ (a) 0 (c) word (eam) \leftarrow imm16 - - - - - - - - - $	· _
MOVW @AL, AH	
$ / MOVW @ A, T 2 3 0 (c) word ((A)) \leftarrow (AH) - - - - - * * - - -$	· -
XCHW A, ear2420word (A) \leftrightarrow (ear) $ -$ <t< td=""><td></td></t<>	
XCHW A, ear 2 4 2 0 word (A) \leftrightarrow (ear) - <t< td=""><td></td></t<>	
XCHW RWi, ear 2 7 4 0 word (RWi) \leftrightarrow (ear) $ -$	
XCHW RWi, eam2+9+ (a)2 $2 \times (c)$ word (RWi) \leftrightarrow (eam) <td>· _</td>	· _
MOVL A, ear 2 4 2 0 long (A) \leftarrow (ear) $ *$ $*$ $ -$	
MOVL A, eam $2+ 5+(a) 0 (d) long(A) \leftarrow (eam) - - - - + * * - -$	· _
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	· _
MOVL ear, A 2 4 2 0 long (ear) \leftarrow (A) $ +$ $*$ $+$ $ -$	_
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	

Table 8 Transfer Instructions (Word/Long Word) [38 Instructions]

Mne	monic	#	~	RG	В	Operation	LH	AH	I	s	т	N	z	v	С	RMW
ADD ADD ADD ADD ADD ADD	A,#imm8 A, dir A, ear A, eam ear, A eam, A A	# 2 2 2+ 2+ 2+ 2+ 1	~ 2 5 3 4+ (a) 3 5+ (a) 2	RG 0 1 0 2 0 0	B 0 (b) 0 (b) 0 2×(b) 0	Operationbyte (A) \leftarrow (A) +imm8byte (A) \leftarrow (A) +(dir)byte (A) \leftarrow (A) +(ear)byte (A) \leftarrow (A) +(eam)byte (ear) \leftarrow (ear) + (A)byte (eam) \leftarrow (eam) + (A)byte (A) \leftarrow (AH) + (AL) + (C)		AH 		s 	T 	N * * * *	Z * * * * * *	V * * * * * * *	C * * * * * * *	RMW
ADDC ADDC SUB SUB SUB SUB SUB SUB SUB SUB	A, ear A, eam A, #imm8 A, dir A, ear A, eam ear, A eam, A A A, ear A, ear A, eam	-2 2+ 1 2 2 2+ 2 2+ 2 2+ 1 2 2+ 1 2 2+ 1 2 2+ 1 2 2+ 1 2 2+ 1 2 2+ 2+ 2+ 2+ 2+ 2+ 2+ 2+ 2+ 2+ 2+ 2+ 2	$\begin{array}{c} 2 \\ 3 \\ 4+(a) \\ 3 \\ 2 \\ 5 \\ 3 \\ 4+(a) \\ 3 \\ 5+(a) \\ 2 \\ 3 \\ 4+(a) \\ 3 \end{array}$	1 0 0 0 1 0 2 0 0 1 0 0	0 (b) 0 (b) 0 (b) 0 2×(b) 0 0 (b) 0	byte (A) \leftarrow (A) + (ear) + (C) byte (A) \leftarrow (A) + (ear) + (C) byte (A) \leftarrow (A) + (ear) + (C) byte (A) \leftarrow (A) + (AL) + (C) (decimal) byte (A) \leftarrow (A) - imm8 byte (A) \leftarrow (A) - (dir) byte (A) \leftarrow (A) - (ear) byte (A) \leftarrow (A) - (ear) byte (ear) \leftarrow (ear) - (A) byte (ear) \leftarrow (ear) - (A) byte (ear) \leftarrow (ear) - (A) byte (A) \leftarrow (A) - (ear) - (C) byte (A) \leftarrow (A) - (ear) - (C) byte (A) \leftarrow (AH) - (AL) - (C) (decimal)						* * * * * * * * * *	* * * * * * * * * * *	* * * * * * * * * * *	* * * * * * * * * * *	
ADDW ADDW ADDW ADDW ADDW ADDCW ADDCW SUBW SUBW SUBW SUBW SUBW SUBW SUBW SUB	A A, ear A, eam A, #imm16 ear, A eam, A A, ear A, eam A, ear A, ear A, eam A, #imm16 ear, A eam, A A, ear	1 2 2+ 3 2 2+ 2 2+ 1 2 2+ 3 2 2+ 2 2+ 2	$\begin{array}{c} 2\\ 3\\ 4+(a)\\ 2\\ 3\\ 5+(a)\\ 3\\ 4+(a)\\ 2\\ 3\\ 4+(a)\\ 2\\ 3\\ 5+(a)\\ 3\\ 4+(a)\end{array}$	0 1 0 2 0 1 0 0 1 0 0 1 0 0 2 0 1 0 0 2 0 1 0 0 2 0 1 0 0 0 1 0 0 0 2 0 0 1 0 0 0 0	$\begin{matrix} 0 \\ 0 \\ (c) \\ 0 \\ 0 \\ 2 \times (c) \\ 0 \\ (c) \\ 0 \\ (c) \\ 0 \\ 0 \\ 2 \times (c) \\ 0 \\ (c) \\ (c) \end{matrix}$	word (A) \leftarrow (AH) + (AL) word (A) \leftarrow (A) + (ear) word (A) \leftarrow (A) + (ear) word (A) \leftarrow (A) + (eam) word (ear) \leftarrow (ear) + (A) word (eam) \leftarrow (ear) + (A) word (eam) \leftarrow (ear) + (C) word (A) \leftarrow (A) + (ear) + (C) word (A) \leftarrow (A) + (ear) + (C) word (A) \leftarrow (A) - (ear) word (A) \leftarrow (A) - (ear) - (A) word (eam) \leftarrow (ear) - (A) word (A) \leftarrow (A) - (ear) - (C)		- - - - - - - - - - - - - - - - -		- - - - - - - - - - - - - - - -	- - - - - - - - - - - - - - - -	* * * * * * * * * * * * *	* * * * * * * * * * * * *	* * * * * * * * * * * * *	* * * * * * * * * * * * * *	
SUBL SUBL	A, ear A, eam A, #imm32 A, ear A, eam A, #imm32	2 2+ 5 2+ 5 2+ 5	6 7+ (a) 4 6 7+ (a) 4	2 0 2 0 0	0 (d) 0 (d) 0	$\begin{array}{l} \text{long (A)} \leftarrow (\text{A}) + (\text{ear}) \\ \text{long (A)} \leftarrow (\text{A}) + (\text{eam}) \\ \text{long (A)} \leftarrow (\text{A}) + \text{imm32} \\ \text{long (A)} \leftarrow (\text{A}) - (\text{ear}) \\ \text{long (A)} \leftarrow (\text{A}) - (\text{eam}) \\ \text{long (A)} \leftarrow (\text{A}) - \text{imm32} \end{array}$	 	- - - -		- - - -	- - - -	* * * *	* * * * *	* * * * *	* * * * *	- - - -

Table 9 Addition and Subtraction Instructions (Byte/Word/Long Word) [42 Instructions]

Mne	emonic	#	~	RG	В	Operation	LH	AH	I	s	т	N	z	۷	С	RMW
INC INC	ear eam	2 2+	2 5+ (a)	2 0	0 2× (b)	byte (ear) \leftarrow (ear) +1 byte (eam) \leftarrow (eam) +1			-	-	-	*	*	*	-	- *
DEC DEC	ear eam	2 2+	3 5+ (a)	2 0	0 2× (b)	byte (ear) ← (ear) −1 byte (eam) ← (eam) −1	_	-	_	_	_	*	*	*	_	- *
INCW INCW	ear eam	2 2+	3 5+ (a)	2 0	0 2× (c)	word (ear) \leftarrow (ear) +1 word (eam) \leftarrow (eam) +1				-		* *	* *	*		
DECW DECW		2 2+	3 5+ (a)	2 0	0 2× (c)	word (ear) \leftarrow (ear) –1 word (eam) \leftarrow (eam) –1	_			-		*	* *	*		 *
INCL INCL	ear eam	2 2+	7 9+ (a)	4 0	0 2× (d)	long (ear) \leftarrow (ear) +1 long (eam) \leftarrow (eam) +1	_	-	_	_ _	_ _	*	*	*	_	*
DECL DECL	ear eam	2 2+	7 9+ (a)	4 0	0 2× (d)	long (ear) ← (ear) −1 long (eam) ← (eam) −1	-	-	-	-	-	*	*	*	-	 *

Table 10 Increment and Decrement Instructions (Byte/Word/Long Word) [12 Instructions]

Note : For an explanation of "(a)" to "(d)", refer to Table 4, "Number of Execution Cycles for Each Type of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

Mn	emonic	#	~	RG	В	Operation	LH	AH	I	s	т	Ν	Z	۷	С	RMW
CMP	А	1	1	0	0	byte (AH) – (AL)	_	_	_	_	_	*	*	*	*	_
CMP	A, ear	2	2	1	0	byte (A) \leftarrow (ear)	_	_	—	—	—	*	*	*	*	_
CMP	A, eam	2+	3+ (a)	0	(b)	byte $(A) \leftarrow (eam)$	_	_	_	-	-	*	*	*	*	_
CMP	A, #imm8	2	2	0	`Ó	byte (A) ← imm8	-	_	-	-	—	*	*	*	*	_
CMPW	Α	1	1	0	0	word (AH) – (AL)	_	_	_	_	_	*	*	*	*	_
CMPW	A, ear	2	2	1	0	word (A) \leftarrow (ear)	_	_	—	—	—	*	*	*	*	_
CMPW	A, eam	2+	3+ (a)	0	(c)	word $(A) \leftarrow (eam)$	_	_	—	—	—	*	*	*	*	_
CMPW	A, #imm16	3	2	0	٥́	word $(A) \leftarrow imm16$	-	—	-	-	-	*	*	*	*	-
CMPL	A, ear	2	6	2	0	word (A) \leftarrow (ear)	_	_	_	_	_	*	*	*	*	_
CMPL	A, eam	2+	7+ (a)	0	(d)	word $(A) \leftarrow (eam)$	_	—	-	—	-	*	*	*	*	—
CMPL	A, #imm32	5	3	0) ٥	word $(A) \leftarrow imm32$	-	-	-	-	-	*	*	*	*	-

Mnem	nonic	#	~	RG	В	Operation	LH	AH	I	s	Т	Ν	z	۷	С	RMW
DIVU	А	1	*1	0	0	word (AH) /byte (AL) Quotient \rightarrow byte (AL) Remainder \rightarrow byte (AH)	Ι	-	Ι	-	-	Ι	Ι	*	*	Ι
DIVU	A, ear	2	*2	1	0	word (A)/byte (ear) Quotient \rightarrow byte (A) Remainder \rightarrow byte (ear)	-	_	-	-	-	-	-	*	*	-
DIVU	A, eam	2+	*3	0	*6	word (A)/byte (eam) Quotient \rightarrow byte (A) Remainder \rightarrow byte (eam)	-	-	-	-	-	-	-	*	*	-
DIVUW	A, ear	2	*4	1	0	long (A)/word (ear) Quotient \rightarrow word (A) Remainder \rightarrow word (ear)	-	-	_	_	-	-	-	*	*	-
DIVUW	A, eam	2+	*5	0	*7	long (A)/word (eam) Quotient \rightarrow word (A) Remainder \rightarrow word (eam)	-	-	-	-	-	-	-	*	*	-
MULU	А	1	*8	0	0	byte (AH) *byte (AL) \rightarrow word (A)	_	_	_	_	_	_	_	_	_	_
MULU	A, ear	2	*9	1	0	byte (A) *byte (ear) \rightarrow word (A)	—	_	_	_	—	_	_	—	—	_
MULU	A, eam	2+	*10	0	(b)	byte (A) *byte (eam) \rightarrow word (A)	-	-	_	_	-	-	-	-	-	-
MULUW MULUW		1 2	*11	0 1	0 0	word (AH) *word (AL) \rightarrow long (A) word (A) *word (ear) \rightarrow long (A)	-	_	-	—	_	-	-	-	-	-
MULUW		2 2+	*12 *13	0		word (A) word (ear) \rightarrow long (A) word (A) *word (ear) \rightarrow long (A)	_	-	-	-	-	-	-	_	-	-

Table 12 Multiplication and Division Instructions (Byte/Word/Long Word) [11 Instructions]

*1: 3 when the result is zero, 7 when an overflow occurs, and 15 normally.

*2: 4 when the result is zero, 8 when an overflow occurs, and 16 normally.

*3: 6 + (a) when the result is zero, 9 + (a) when an overflow occurs, and 19 + (a) normally.

*4: 4 when the result is zero, 7 when an overflow occurs, and 22 normally.

*5: 6 + (a) when the result is zero, 8 + (a) when an overflow occurs, and 26 + (a) normally.

*6: (b) when the result is zero or when an overflow occurs, and $2 \times$ (b) normally.

*7: (c) when the result is zero or when an overflow occurs, and $2 \times$ (c) normally.

*8: 3 when byte (AH) is zero, and 7 when byte (AH) is not zero.

*9: 4 when byte (ear) is zero, and 8 when byte (ear) is not zero.

*10: 5 + (a) when byte (eam) is zero, and 9 + (a) when byte (eam) is not 0.

*11: 3 when word (AH) is zero, and 11 when word (AH) is not zero.

*12: 4 when word (ear) is zero, and 12 when word (ear) is not zero.

*13: 5 + (a) when word (eam) is zero, and 13 + (a) when word (eam) is not zero.

Mnen	nonic	#	~	RG	В	Operation	LH	AH	I	s	т	Ν	z	۷	С	RMW
DIV	A	2	*1	0	0	word (AH) /byte (AL) Quotient \rightarrow byte (AL)	Z	_	-	-	-	-	-	*	*	_
DIV	A, ear	2	*2	1	0	Remainder \rightarrow byte (AH) word (A)/byte (ear) Quotient \rightarrow byte (A)	Z	_	_	_	_	_	_	*	*	_
DIV	A, eam	2 +	*3	0	*6	Remainder \rightarrow byte (ear) word (A)/byte (eam) Quotient \rightarrow byte (A)	z	_	_	_	_	_	_	*	*	_
DIVW	A, ear	2	*4	1	0	Remainder \rightarrow byte (eam) long (A)/word (ear) Quotient \rightarrow word (A)	_	_	_	_	_	_	_	*	*	_
DIVW	A, eam	2+	*5	0	*7	Remainder \rightarrow word (ear) long (A)/word (eam) Quotient \rightarrow word (A) Remainder \rightarrow word (eam)	_	_	_	_	_	_	_	*	*	_
MULU	A	2	*8	0	0	byte (AH) *byte (AL) \rightarrow word (A)	_	_	_	_	_	_	_	_	_	_
MULU	A, ear	2	*9	1	0	byte (A) *byte (ear) \rightarrow word (A)	—	_	_	-	_	_	-	_	_	-
MULU	A, eam	2 +	*10	0	(b)	byte (A) *byte (eam) \rightarrow word (A)	—	—	-	-	-	—	-	—	—	-
MULUW		2	*11	0	0	word (AH) *word (AL) \rightarrow long (A)	-	-	-	-	-	-	-	-	-	-
MULUW MULUW		2 2 +	*12 *13	1 0	0 (c)	word (A) *word (ear) \rightarrow long (A) word (A) *word (eam) \rightarrow long (A)	-	_	-	-	-	_	-	-	_	-

Table 13 Signed Multiplication and Division Instructions (Byte/Word/Long Word) [11 Instructions]

*1: Set to 3 when the division-by-0, 8 or 18 for an overflow, and 18 for normal operation.

*2: Set to 3 when the division-by-0, 10 or 21 for an overflow, and 22 for normal operation.

*3: Set to 4 + (a) when the division-by-0, 11 + (a) or 22 + (a) for an overflow, and 23 + (a) for normal operation.

*4: Positive dividend: Set to 4 when the division-by-0, 10 or 29 for an overflow, and 30 for normal operation. Negative dividend: Set to 4 when the division-by-0, 11 or 30 for an overflow and 31 for normal operation.

*5: Positive dividend: Set to 4 + (a) when the division-by-0, 11 + (a) or 30 + (a) for an overflow, and 31 + (a) for normal operation.

Negative dividend: Set to 4 + (a) when the division-by-0, 12 + (a) or 31 + (a) for an overflow, and 32 + (a) for normal operation.

- *6: When the division-by-0, (b) for an overflow, and $2 \times (b)$ for normal operation.
- *7: When the division-by-0, (c) for an overflow, and $2 \times (c)$ for normal operation.
- *8: Set to 3 when byte (AH) is zero, 12 when the result is positive, and 13 when the result is negative.
- *9: Set to 3 when byte (ear) is zero, 12 when the result is positive, and 13 when the result is negative.

*10: Set to 4 + (a) when byte (eam) is zero, 13 + (a) when the result is positive, and 14 + (a) when the result is negative.

- *11: Set to 3 when word (AH) is zero, 12 when the result is positive, and 13 when the result is negative.
- *12: Set to 3 when word (ear) is zero, 16 when the result is positive, and 19 when the result is negative.
- *13: Set to 4 + (a) when word (eam) is zero, 17 + (a) when the result is positive, and 20 + (a) when the result is negative.

Notes: • When overflow occurs during DIV or DIVW instruction execution, the number of execution cycles takes two values because of detection before and after an operation.

- When overflow occurs during DIV or DIVW instruction execution, the contents of AL are destroyed.
- For (a) to (d), refer to "Table 4 Number of Execution Cycles for Effective Address in Addressing Modes" and "Table 5 Correction Values for Number of Cycles for Calculating Actual Number of Cycles."

Mn	emonic	#	~	RG	В	Operation	LH	AH	I	s	т	Ν	z	v	С	RMW
AND AND AND AND AND	A, #imm8 A, ear A, eam ear, A eam, A	2 2+ 2 2+	2 3 4+ (a) 3 5+ (a)	0 1 0 2 0	0 (b) 0 2×(b)	byte (A) \leftarrow (A) and imm8 byte (A) \leftarrow (A) and (ear) byte (A) \leftarrow (A) and (eam) byte (ear) \leftarrow (ear) and (A) byte (eam) \leftarrow (eam) and (A)		_ _ _ _				* * * *	* * * *	R R R R R		- - - *
OR OR OR OR OR	A, #imm8 A, ear A, eam ear, A eam, A	2 2 2+ 2 2+	2 3 4+ (a) 3 5+ (a)	0 1 0 2 0	0 (b) 0 2×(b)	byte (A) \leftarrow (A) or imm8 byte (A) \leftarrow (A) or (ear) byte (A) \leftarrow (A) or (eam) byte (ear) \leftarrow (ear) or (A) byte (eam) \leftarrow (eam) or (A)		_ _ _ _				* * * *	* * * *	R R R R R R		- - - *
XOR XOR XOR XOR XOR XOR	A, #imm8 A, ear A, eam ear, A eam, A	2 2 2+ 2 2+	2 3 4+ (a) 3 5+ (a)	0 1 0 2 0	0 (b) 0 2× (b)	byte (A) \leftarrow (A) xor imm8 byte (A) \leftarrow (A) xor (ear) byte (A) \leftarrow (A) xor (eam) byte (ear) \leftarrow (ear) xor (A) byte (eam) \leftarrow (eam) xor (A)		 				* * * *	* * * *	R R R R R R		- - - *
NOT NOT NOT	A ear eam	1 2 2+	2 3 5+ (a)	0 2 0	0 0 2× (b)	byte (A) ← not (A) byte (ear) ← not (ear) byte (eam) ← not (eam)		_ _ _				* * *	* * *	R R R		- - *
ANDW ANDW ANDW	A, #imm16 A, ear A, eam	1 3 2+ 2+ 2+	2 2 3 4+ (a) 3 5+ (a)	0 0 1 0 2 0	0 0 (c) 0 2× (c)	word (A) \leftarrow (AH) and (A) word (A) \leftarrow (A) and imm16 word (A) \leftarrow (A) and (ear) word (A) \leftarrow (A) and (eam) word (ear) \leftarrow (ear) and (A) word (eam) \leftarrow (eam) and (A)						* * * * * *	* * * * *	R R R R R R		*
ORW ORW ORW ORW ORW ORW	A A, #imm16 A, ear A, eam ear, A eam, A	1 3 2+ 2 2+	2 2 3 4+ (a) 3 5+ (a)	0 0 1 0 2 0	0 0 (c) 0 2× (c)	word (A) \leftarrow (AH) or (A) word (A) \leftarrow (A) or imm16 word (A) \leftarrow (A) or (ear) word (A) \leftarrow (A) or (eam) word (ear) \leftarrow (ear) or (A) word (eam) \leftarrow (eam) or (A)	- - - -	- - - -	- - - -			* * * * *	* * * * *	R R R R R R R	- - - -	 *
XORW XORW XORW	A, #imm16 A, ear A, eam	1 2 2+ 2 2+	2 2 3 4+ (a) 3 5+ (a)	0 0 1 0 2 0	0 0 (c) 0 2× (c)	word (A) \leftarrow (AH) xor (A) word (A) \leftarrow (A) xor imm16 word (A) \leftarrow (A) xor (ear) word (A) \leftarrow (A) xor (ear) word (ear) \leftarrow (ear) xor (A) word (eam) \leftarrow (eam) xor (A)	- - -	- - - -	- - - -			* * * * *	* * * * *	R R R R R R R	- - -	 *
NOTW NOTW NOTW	ear	1 2 2+	2 3 5+ (a)	0 2 0	0 0 2× (c)	word (A) \leftarrow not (A) word (ear) \leftarrow not (ear) word (eam) \leftarrow not (eam)	_ _ _	_ _ _	_ _ _		_ _ _	* * *	* * *	R R R	- - -	- - *

Table 14 Logical 1 Instructions (Byte/Word) [39 Instructions]

Mn	emonic	#	~	RG	В	Operation	LH	AH	I	s	т	Ν	z	v	С	RMW
	A, ear A, eam	2 2+	6 7+ (a)	2 0	0 (d)	long (A) \leftarrow (A) and (ear) long (A) \leftarrow (A) and (eam)	-	_	-	-	_	*	*	R R	-	_ _
ORL ORL	A, ear A, eam	2 2+	6 7+ (a)	2 0	0 (d)	long (A) \leftarrow (A) or (ear) long (A) \leftarrow (A) or (eam)	-	_	_	_	_	*	*	R R		_ _
XORL XORL	A, ea A, eam	2 2+	6 7+ (a)	2 0	0 (d)	long (A) \leftarrow (A) xor (ear) long (A) \leftarrow (A) xor (eam)						* *	* *	R R		_ _

Table 15 Logical 2 Instructions (Long Word) [6 Instructions]

Note : For an explanation of "(a)" to "(d)", refer to Table 4, "Number of Execution Cycles for Each Type of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

Table 16	Sign Inversion	Instructions	(Byte/Word)	[6 Instructions]
----------	----------------	--------------	-------------	------------------

Mn	emonic	#	~	RG	В	Operation	LH	AH	I	S	т	Ν	z	v	С	RMW
NEG	А	1	2	0	0	byte (A) \leftarrow 0 – (A)	Х	-	_	_	-	*	*	*	*	-
NEG NEG	ear eam	2 2+	3 5+ (a)	2 0	0 2× (b)	byte (ear) \leftarrow 0 – (ear) byte (eam) \leftarrow 0 – (eam)	- -	-	-	_ _	- -	*	*	*	*	- *
NEGW	А	1	2	0	0	word (A) $\leftarrow 0 - (A)$	-	-	-	-	-	*	*	*	*	-
NEGW NEGW		2 2+	3 5+ (a)	2 0	0 2× (c)	word (ear) $\leftarrow 0 - (ear)$ word (eam) $\leftarrow 0 - (eam)$	_	-	-	-	-	*	*	*	*	- *

Note : For an explanation of "(a)" to "(d)", refer to Table 4, "Number of Execution Cycles for Each Type of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

Mnemonic	#	~	RG	В	Operation	LH	AH	Ι	s	Т	Ν	Z	۷	С	RMW
NRML A, R0	2	*1	1		long (A) \leftarrow Shift until first digit is "1" byte (R0) \leftarrow Current shift count	-	-	Ι	-	-	Ι	*	Ι	-	-

*1: 4 when the contents of the accumulator are all zeroes, 6 + (R0) in all other cases (shift count).

Mnemonic	#	~	RG	В	Operation	LH	AH	I	s	т	Ν	z	v	С	RMW
RORC A	2	2	0	0	byte (A) \leftarrow Right rotation with carry	-	-	-	-	-	*	*	-	*	_
ROLC A	2	2	0	0	byte (A) \leftarrow Left rotation with carry	-	-	-	-	-	*	*	-	*	-
RORC ear	2	3	2	0	byte (ear) \leftarrow Right rotation with carry	_	_	_	_	_	*	*	_	*	_
RORC eam	2+	5+ (a)	0	2× (b)	byte (eam) \leftarrow Right rotation with carry	—	—	—	—	—	*	*	—	*	*
ROLC ear	2	3	2	0	byte (ear) \leftarrow Left rotation with carry	—	—	—	—	—	*	*	—	*	-
ROLC eam	2+	5+ (a)	0	2× (b)	byte (eam) \leftarrow Left rotation with carry	-	-	-	-	-	*	*	-	*	*
ASR A, R0	2	*1	1	0	byte (A) \leftarrow Arithmetic right barrel shift (A, R0)	_	_	_	_	*	*	*	_	*	_
LSR A, R0	2	*1	1	0	byte (A) \leftarrow Logical right barrel shift (A, R0)	_	—	_	_	*	*	*	_	*	_
LSL A, RO	2	*1	1	0	byte (A) \leftarrow Logical left barrel shift (A, R0)	-	-	-	-	-	*	*	-	*	_
ASRW A	1	2	0	0	word (A) \leftarrow Arithmetic right shift (A, 1 bit)	-	_	-	-	*	*	*	-	*	_
LSRW A/SHRWA	1	2	0	0	word (A) \leftarrow Logical right shift (A, 1 bit)	—	—	—	—	*	R	*	—	*	-
LSLW A/SHLWA	1	2	0	0	word (A) \leftarrow Logical left shift (A, 1 bit)	-	—	-	-	-	*	*	-	*	-
ASRW A, R0	2	*1	1	0	word (A) \leftarrow Arithmetic right barrel shift (A,	_	_	_	_	*	*	*	_	*	_
LSRW A, R0	2	*1	1	0	R0)	_	—	—	_	*	*	*	_	*	-
LSLW A, R0	2	*1	1	0	word (A) \leftarrow Logical right barrel shift (A, R0) word (A) \leftarrow Logical left barrel shift (A, R0)	-	-	-	-	-	*	*	-	*	-
ASRL A, R0	2	*2	1	0	long (A) \leftarrow Arithmetic right shift (A, R0)	_	_	_	_	*	*	*	_	*	_
LSRL A, R0	2	*2	1	0	long (A) \leftarrow Logical right barrel shift (A, R0)	_	—	—	_	*	*	*	—	*	-
LSLL A, RO	2	*2	1	0	long (A) \leftarrow Logical left barrel shift (A, R0)	-	-	-	-	-	*	*	-	*	—

Table 18 Shift Instructions (Byte/Word/Long Word) [18 Instructions]

*1: 6 when R0 is 0, 5 + (R0) in all other cases.

*2: 6 when R0 is 0, 6 + (R0) in all other cases.

winer	monic	#	~	RG	В	Operation	LH	AH	Ι	s	т	N	z	۷	С	RMW
BZ/BEQ	۲el (2	*1	0	0	Branch when (Z) = 1	-	-	Ι	-	Ι		_	Ι		_
BNZ/BN	IE rel	2	*1	0	0	Branch when $(Z) = 0$	—	_	_	_	_	—	—	_	_	—
BC/BLO) rel	2	*1	0	0	Branch when $(C) = 1$	—	_	_	—	_	—	—	_	_	—
BNC/BH	IS rel	2	*1	0	0	Branch when $(C) = 0$	_	_	_	_	_	_	—	_	_	—
BN	rel	2	*1	0	0	Branch when $(N) = 1$	—	_	_	_	_	—	—	_	_	—
BP	rel	2	*1	0	0	Branch when $(N) = 0$	—	_	_	_	_	—	—	_	_	—
BV	rel	2	*1	0	0	Branch when $(V) = 1$	_	—	_	_	_	—	—	_	_	-
BNV	rel	2	*1	0	0	Branch when $(V) = 0$	_	_	_	_	_	_	—	_	_	—
BT	rel	2	*1	0	0	Branch when $(T) = 1$	—	_	_	_	_	—	—	_	_	—
BNT	rel	2	*1	0	0	Branch when $(T) = 0$	_	—	_	_	_	—	—	_	_	-
BLT	rel	2	*1	0	0	Branch when (V) xor $(N) = 1$	_	_	_	_	_	_	—	_	_	—
BGE	rel	2	*1	0	0	Branch when (V) xor $(N) = 0$	—	_	_	_	_	—	—	_	_	—
BLE	rel	2	*1	0	0	Branch when $((V) \text{ xor } (N)) \text{ or } (Z) = 1$	_	—	_	_	_	—	—	_	_	-
BGT	rel	2	*1	0	0	Branch when $((V) \text{ xor } (N)) \text{ or } (Z) = 0$	_	—	_	_	_	—	—	_	_	-
BLS	rel	2	*1	0	0	Branch when (C) or $(Z) = 1$	_	_	_	_	_	_	—	_	_	—
BHI	rel	2	*1	0	0	Branch when (C) or $(Z) = 0$	_	—	_	_	_	—	—	_	_	-
BRA	rel	2	*1	0	0	Branch unconditionally	_	_	_	_	_	_	_	_	_	—
						-										
-	@A	1	2	0	0	word (PC) \leftarrow (A)	_	—	-	-	-	—	—	-	-	—
	addr16	3	3	0	0	word (PC) \leftarrow addr16	—	—	—	—	—	—	—	-	—	—
JMP	@ear	2	3	1	0	word (PC) \leftarrow (ear)	—	—	—	—	—	—	—	-	—	-
	@eam	2+	4+ (a)	0	(C)	word (PC) \leftarrow (eam)	_	—	-	-	-	—	—	-	-	—
JMPP	@ear *3	2	5	2	0	word (PC) \leftarrow (ear), (PCB) \leftarrow (ear +2)	_	—	-	-	-	—	—	-	-	—
JMPP	@eam *3	2+	6+ (a)	0	(d)	word (PC) \leftarrow (eam), (PCB) \leftarrow (eam +2)	—	—	—	—	—	—	—	-	—	-
JMPP	addr24	4	4	0	0	word (PC) \leftarrow ad24 0 to 15,	_	—	-	-	-	—	—	-	-	—
						$(PCB) \leftarrow ad24 \ 16 \ to \ 23$										
CALL	@ear *4	2	6	1	(C)	word (PC) \leftarrow (ear)	—	—	—	—	—	—	—	-	—	-
CALL	@eam *4	2+	7+ (a)	0	2× (c)	word (PC) \leftarrow (eam)	—	—	—	—	—	—	—	-	—	—
CALL	addr16 *5	3	6	0	(C)	word (PC) \leftarrow addr16	—	—	—	—	—	—	—	-	—	—
	#vct4 *5	1	7	0	2× (c)	Vector call instruction	—	_	_	—	_	—	—	_	_	—
CALLP		2	10	2	$2 \times (c)$	word (PC) \leftarrow (ear) 0 to 15,	_	_	_	_	_	_	—	_	_	—
0/ 1221	Coul				. ,	$(PCB) \leftarrow (ear) 16 \text{ to } 23$										
CALLP	@eam *6	2+	11+ (a)	0	*2	word (PC) \leftarrow (eam) 0 to 15,	_	—	_	_	_	-	_	_	—	—
	2		. ,			$(PCB) \leftarrow (eam) 16 \text{ to } 23$										
CALLP	addr24 *7	4	10	0	2× (c)	word (PC) \leftarrow addr0 to 15,	_	—	-	-	-	-	_	_	_	—
	-				. ,	$(PCB) \leftarrow addr16 to 23$										

Table 19	Branch 1 Instructions [31 Instructions]
----------	---

*1: 4 when branching, 3 when not branching.

*2: (b) + 3 × (c)

*3: Read (word) branch address.

*4: W: Save (word) to stack; R: read (word) branch address.

*5: Save (word) to stack.

*6: W: Save (long word) to W stack; R: read (long word) R branch address.

*7: Save (long word) to stack.

ſ	Vnemonic	#	~	RG	В	Operation	LH	AH	I	s	т	Ν	z	v	с	RMW
CBNE	A, #imm8, rel	3	*1	0	0	Branch when byte (A) ≠ imm8	_	_	-	_	_	*	*	*	*	_
	A, #imm16, rel	4	*1	0	0	Branch when word (A) ≠ imm16	-	-	—	—	—	*	*	*	*	—
CBNE	ear, #imm8, rel	4	*2	1	0	Branch when byte (ear) ≠ imm8	_	_	_	_	_	*	*	*	*	—
CBNE	eam, #imm8, rel*10	4+	*3	0	(b)	Branch when byte (eam) \neq imm8	-	—	—	-	—	*	*	*	*	—
	ear, #imm16, rel	5	*4	1	0	Branch when word (ear) \neq imm16	—	—	—	-	—	*	*	*	*	—
CWBNE	eam, #imm16, rel*10	5+	*3	0	(c)	Branch when word (eam) \neq imm16	-	—	-	-	-	*	*	*	*	-
DBNZ	ear, rel	3	*5	2	0	Branch when byte (ear) = $(aar) + 0$	-	_	_	_	_	*	*	*	_	_
DBNZ	eam, rel	3+	*6	2	2× (b)	(ear) $- 1$, and (ear) $\neq 0$ Branch when byte (eam) = (eam) $- 1$, and (eam) $\neq 0$	_	_	_	_	_	*	*	*	_	*
DWBNZ	ear, rel	3	*5	2	0	Branch when word (ear) = $(ear) - 1$, and $(ear) \neq 0$	_	_	_	_	_	*	*	*	_	_
DWBNZ	čeam, rel	3+	*6	2	2× (c)	Branch when word (eam) $\neq 0$ (eam) – 1, and (eam) $\neq 0$	-	_	_	_	_	*	*	*	_	*
INT	#vct8	2	20	0	8× (c)	Software interrupt	_	_	R	s	_	_	_	_	_	_
INT	addr16	3	16	Ő	6× (c)	Software interrupt	_	_	R	s	_	_	_	_	_	_
INTP	addr24	4	17	0	6× (c)	Software interrupt	_	_	R	S	_	_	_	_	_	_
INT9		1	20	0	8× (c)	Software interrupt	_	_	R	S	_	_	_	_	_	_
RETI		1	15	0	*7	Return from interrupt	-	-	*	*	*	*	*	*	*	—
LINK	#imm8	2	6	0	(c)	At constant entry, save old frame pointer to stack, set new frame pointer, and	-	_	_	_	_	_	_	_	_	-
UNLINK	ζ.	1	5	0	(c)	allocate local pointer area At constant entry, retrieve old frame pointer from stack.	-	_	_	_	_	-	-	_	_	-
RET *8 RETP *9)	1 1	4 6	0 0	(c) (d)	Return from subroutine Return from subroutine	_ _	-	-	-	-	-	-	-	-	- -

Table 20	Branch 2 Instructions	[19 Instructions]
----------	------------------------------	-------------------

*1: 5 when branching, 4 when not branching

*2: 13 when branching, 12 when not branching

*3: 7 + (a) when branching, 6 + (a) when not branching

*4: 8 when branching, 7 when not branching

*5: 7 when branching, 6 when not branching

*6: 8 + (a) when branching, 7 + (a) when not branching

*7: Set to $3 \times (b) + 2 \times (c)$ when an interrupt request occurs, and $6 \times (c)$ for return.

*8: Retrieve (word) from stack

*9: Retrieve (long word) from stack

*10: In the CBNE/CWBNE instruction, do not use the RWj+ addressing mode.

PUSHW A 1 4 0 (c) word (SP) \leftarrow (SP) -2 , ((SP)) \leftarrow (A) -	Mnemonic	#	~	RG	В	Operation	LH	АН	I	s	т	N	z	v	с	RMW
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$				_		•		АП	'	3	•	IN	2	v	U	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $			-	-					-	-	—	—	-	-	—	
PUSHW rist 2 **3 *5 *4 $(SP) \leftarrow (SP) - 2n, ((SP)) \leftarrow (rist)$ - -		-	-	-					-	-	-	-	-	-	-	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		-	-	-			-	-	-	-	-	_	-	-	-	—
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	PUSHW rist	2			4	$(SP) \leftarrow (SP) - 2\Pi, ((SP)) \leftarrow (\Pi SI)$	_	-	-	-	_	_	-	-	-	_
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	POPW A	1	3	0	(c)	word (A) \leftarrow ((SP)), (SP) \leftarrow (SP) +2	_	*	_	_	_	_	_	_	_	_
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		1		-	· · /		_	_	_	_	_	_	_	_	_	_
JCTX @A 1 14 0 $6\times$ (c) Context switch instruction - - * <td>POPW PS</td> <td>1</td> <td></td> <td></td> <td></td> <td></td> <td>_</td> <td>_</td> <td>*</td> <td>*</td> <td>*</td> <td>*</td> <td>*</td> <td>*</td> <td>*</td> <td>_</td>	POPW PS	1					_	_	*	*	*	*	*	*	*	_
AND CCR, #imm8 2 3 0 0 byte (CCR) \leftarrow (CCR) and imm8 - - *	POPW rlst	2	*2	*5	*4	$(rlst) \leftarrow ((SP)), (SP) \leftarrow (SP) + 2n$	—	—	-	—	—	—	-	—	—	-
AND CCR, #imm8 $\begin{pmatrix} 2 & 3 \\ 2 & 3 \end{pmatrix} \begin{pmatrix} 0 & 0 \\ 0 \end{pmatrix}$ byte (CCR) \leftarrow (CCR) and imm8 $\begin{pmatrix} - & - & + & + & + & + & + & + & + & + &$	JCTX @A	1	14	0	6× (c)	Context switch instruction	_	_	*	*	*	*	*	*	*	_
AND CCR, #imm8 2 3 0 0 byte (CCR) \leftarrow (CCR) and infinite - - + * <		_														
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			3				-	-	* *							-
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	OR CCR, #IMM8	2	3	0	0	byte (CCR) \leftarrow (CCR) or imm8	-	-	*	*	*	*	*	*	*	—
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	MOV RP. #imm8	2	2	0	0	bvte (RP) ←imm8	_	_	_	_	_	_	_	_	_	_
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	MOV ILM, #imm8		2				_	_	_	_	_	_	_	_	_	—
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		_														
MOVEA A, ear 2 1 0 0 word(A) \leftarrow ear -			-	-			-	-	-	-	-	-	-	-	-	-
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$. ,	-			-	-	-	-	-	-	—	-	-	
ADDSP #imm8 2 3 0 0 word (SP) \leftarrow (SP) +ext (imm8) - </td <td></td> <td></td> <td>•</td> <td>•</td> <td>-</td> <td></td> <td>-</td> <td>Ĵ</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td>			•	•	-		-	Ĵ	-	-	-	-	-	-	-	-
ADDSP #imm16 3 3 0 0 word (SP) \leftarrow (SP) +imm16 -	MOVEA A, eam	2+	1+ (a)	0	0	word (A) ←eam	_	î	-	_	_	_	-	_	_	-
ADDSP #imm16 3 3 0 0 word (SP) \leftarrow (SP) +imm16 -	ADDSP #imm8	2	3	0	0	word (SP) \leftarrow (SP) +ext (imm8)	_	_	_	_	_	_	_	_	_	_
MOV brg2, A 2 1 0 0 byte (brg2) \leftarrow (Å) - <th< td=""><td>ADDSP #imm16</td><td></td><td></td><td>-</td><td></td><td></td><td>_</td><td>-</td><td>_</td><td>—</td><td>_</td><td>_</td><td>-</td><td>_</td><td>—</td><td>—</td></th<>	ADDSP #imm16			-			_	-	_	—	_	_	-	_	—	—
MOV brg2, A 2 1 0 0 byte (brg2) \leftarrow (Å) - <th< td=""><td>MOV A brai</td><td>2</td><td>+1</td><td>0</td><td>•</td><td>b_{1} (A) $(b_{1}$</td><td>7</td><td>*</td><td></td><td></td><td></td><td>*</td><td>*</td><td></td><td></td><td></td></th<>	MOV A brai	2	+1	0	•	b_{1} (A) $(b_{1}$	7	*				*	*			
NOP 1 1 0 0 No operation -	, 0		-	-			2		-	-	-			-	-	_
ADB 1 1 0 0 Prefix code for accessing AD space -	NOV Drgz, A	2	1	0	0	byte (brgz) \leftarrow (A)	_	_	_	_	_			_	_	_
DTB 1 1 0 0 Prefix code for accessing DT space -	NOP	1	1	0	0		_	_	_	_	_	_	_	_	_	_
PCB 1 1 0 0 Prefix code for accessing PC space -	ADB	1	1	0	0	Prefix code for accessing AD space	-	—	_	_	-	-	—	-	—	—
SPB 1 1 0 0 Prefix code for accessing SP space -	DTB	1	1	0	0	Prefix code for accessing DT space	_	—	-	—	-	_	-	_	—	—
NCC 1 1 0 0 Prefix code for no flag change	PCB	1	1	0	0	. .	-	—	-	—	-	-	-	-	—	—
	SPB	1	1	0	0	Prefix code for accessing SP space	_	—	-	—	-	_	-	_	—	—
CMR 1 0 0 Prefix code for common register bank -	NCC	1	1	0	0		-	—	-	—	-	-	-	-	—	—
	CMR	1	1	0	0	Prefix code for common register bank	-	-	-	—	—	—	—	—	-	—

Table 21 Other Control Instructions (Byte/Word/Long Word) [28 Instructions]

*1: PCB, ADB, SSB, USB, and SPB : 1 state

DTB, DPR

: 2 states

*2: 7 + 3 × (pop count) + 2 × (last register number to be popped), 7 when rlst = 0 (no transfer register)

*3: 29 +3 × (push count) – 3 × (last register number to be pushed), 8 when rlst = 0 (no transfer register)

*4: Pop count \times (c), or push count \times (c)

*5: Pop count or push count.

Mnemo	onic	#	~	RG	В	Operation	LH	AH	I	s	т	Ν	z	v	С	RMW
MOVB A, dir MOVB A, add MOVB A, io:	dr16:bp	3 4 3	5 5 4	0 0 0	(b) (b) (b)	byte (A) \leftarrow (dir:bp) b byte (A) \leftarrow (addr16:bp) b byte (A) \leftarrow (io:bp) b	Z Z Z	* *				* *	* *			_ _ _
MOVB dir:bp MOVB addr1 MOVB io:bp,	6:bp, A	3 4 3	7 7 6	0 0 0	2× (b) 2× (b) 2× (b)	bit (dir:bp) b \leftarrow (A) bit (addr16:bp) b \leftarrow (A) bit (io:bp) b \leftarrow (A)						* * *	* *			* * *
SETB dir:bp SETB addr1 SETB io:bp		3 4 3	7 7 7	0 0 0	2× (b) 2× (b) 2× (b)	bit (dir:bp) b \leftarrow 1 bit (addr16:bp) b \leftarrow 1 bit (io:bp) b \leftarrow 1										* * *
CLRB dir:bp CLRB addr1 CLRB io:bp		3 4 3	7 7 7	0 0 0	2× (b) 2× (b) 2× (b)	bit (dir:bp) $b \leftarrow 0$ bit (addr16:bp) $b \leftarrow 0$ bit (io:bp) $b \leftarrow 0$										* * *
BBC dir:bp BBC addr1 BBC io:bp,	6:bp, rel	4 5 4	*1 *1 *2	0 0 0	(b) (b) (b)	Branch when (dir:bp) $b = 0$ Branch when (addr16:bp) $b = 0$ Branch when (io:bp) $b = 0$							* *			- - -
BBS dir:bp BBS addr1 BBS io:bp,	6:bp, rel	4 5 4	*1 *1 *2	0 0 0	(b) (b) (b)	Branch when (dir:bp) $b = 1$ Branch when (addr16:bp) $b = 1$ Branch when (io:bp) $b = 1$							* *			- - -
SBBS addr1	6:bp, rel	5	*3	0	2× (b)	Branch when (addr16:bp) b = 1, bit = 1	-	_	_	_	_	_	*	_	_	*
WBTS io:bp		3	*4	0	*5	Wait until (io:bp) b = 1	-	_	_	_	_	_	_	_	_	-
WBTC io:bp		3	*4	0	*5	Wait until (io:bp) b = 0	_	_	-	-	-	_	_	_	-	-

*1: 8 when branching, 7 when not branching

*2: 7 when branching, 6 when not branching

*3: 10 when condition is satisfied, 9 when not satisfied

*4: Undefined count

*5: Until condition is satisfied

Note : For an explanation of "(a)" to "(d)", refer to Table 4, "Number of Execution Cycles for Each Type of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

Table 23 Accumulator Manipulation Instructions (Byte/Word) [6 Instructions]

Mnemonic	#	~	RG	В	Operation	LH	AH	I	s	т	Ν	z	v	С	RMW
SWAP	1	3	0	0	byte (A) 0 to 7 \leftrightarrow (A) 8 to 15	-	-	-	-	-	Ι	-	Ι	-	-
SWAPW/XCHW A,T	1	2	0	0	word $(AH) \leftrightarrow (AL)$	_	*	_	_	—	—	_	—	_	_
EXT	1	1	0	0	byte sign extension	Х	_	_	_	—	*	*	—	_	_
EXTW	1	2	0	0	word sign extension	—	Х	_	—	-	*	*	—	_	—
ZEXT	1	1	0	0	byte zero extension	Ζ	—	—	—	—	R	*	—	-	—
ZEXTW	1	1	0	0	word zero extension	-	Ζ	-	-	-	R	*	—		-

Mnemonic	#	~	RG	В	Operation	LH	AH	I	s	т	Ν	z	v	С	RMW
MOVS/MOVSI	2	*2	*5	*3	Byte transfer @AH+ \leftarrow @AL+, counter = RW0	-	_	-	_	-	-	-	_	1	_
MOVSD	2	*2	*5	*3	Byte transfer $@AH- \leftarrow @AL-$, counter = RW0	-	-	-	_	-	-	-	_	-	-
SCEQ/SCEQI	2	*1	*5	*4	Byte retrieval (@AH+) – AL, counter = RW0	_	_	_	_	_	*	*	*	*	_
SCEQD	2	*1	*5	*4	Byte retrieval (@AH–) – AL, counter = RW0	-	-	-	-	-	*	*	*	*	-
FISL/FILSI	2	6m +6	*5	*3	Byte filling @AH+ \leftarrow AL, counter = RW0	_	_	Ι	I	Ι	*	*	Ι	Ι	-
MOVSW/MOVSWI	2	*2	*8	*6	Word transfer $@AH+ \leftarrow @AL+$, counter = RW0	_	_	_	_	_	_	_	_	_	_
MOVSWD	2	*2	*8	*6	Word transfer @AH– \leftarrow @AL–, counter = RW0	-	-	-	-	-	-	-	-	-	-
SCWEQ/SCWEQI	2	*1	*8	*7	Word retrieval (@AH+) – AL, counter = RW0	_	_	_	_	_	*	*	*	*	_
SCWEQD	2	*1	*8	*7	Word retrieval (@AH–) – AL, counter = RW0	-	—	-	-	-	*	*	*	*	-
FILSW/FILSWI	2	6m +6	*8	*6	Word filling $@AH+ \leftarrow AL$, counter = RW0	-	_	-	-	-	*	*	-	-	_

Table 24 String Instructions [10 Instructions]

m: RW0 value (counter value)

n: Loop count

*1: 5 when RW0 is 0, 4 + 7 × (RW0) for count out, and 7 × n + 5 when match occurs

*2: 5 when RW0 is 0, 4 + 8 \times (RW0) in any other case

*3: (b) \times (RW0) + (b) \times (RW0) when accessing different areas for the source and destination, calculate (b) separately for each.

*4: (b) × n

*5: 2 × (RW0)


*6: (c) \times (RW0) + (c) \times (RW0) when accessing different areas for the source and destination, calculate (c) separately for each.


*7: (c) × n

*8: 2 × (RW0)

■ ORDERING INFORMATION

Part number	Package	Remarks
MB90573PFF MB90574PFF MB90F574PFF MB90F574APFF	120-pin Plastic LQFP (FPT-120P-M05)	
MB90573PFV MB90574PFV MB90574CPFV MB90F574PFV MB90F574PFV	120-pin Plastic QFP (FPT-120P-M13)	
MB90574CPMT MB90F574APMT	120-pin Plastic LQFP (FPT-120P-M21)	





FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED Corporate Global Business Support Division Electronic Devices Shinjuku Dai-Ichi Seimei Bldg. 7-1, Nishishinjuku 2-chome, Shinjuku-ku, Tokyo 163-0721, Japan Tel: +81-3-5322-3347 Fax: +81-3-5322-3386

http://edevice.fujitsu.com/

North and South America

FUJITSU MICROELECTRONICS, INC. 3545 North First Street, San Jose, CA 95134-1804, U.S.A. Tel: +1-408-922-9000 Fax: +1-408-922-9179

Customer Response Center *Mon. - Fri.: 7 am - 5 pm (PST)* Tel: +1-800-866-8608 Fax: +1-408-922-9179

http://www.fujitsumicro.com/

Europe

FUJITSU MICROELECTRONICS EUROPE GmbH Am Siebenstein 6-10, D-63303 Dreieich-Buchschlag, Germany Tel: +49-6103-690-0 Fax: +49-6103-690-122

http://www.fujitsu-fme.com/

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE. LTD. #05-08, 151 Lorong Chuan, New Tech Park, Singapore 556741 Tel: +65-281-0770 Fax: +65-281-0220

http://www.fmap.com.sg/

Korea

FUJITSU MICROELECTRONICS KOREA LTD. 1702 KOSMO TOWER, 1002 Daechi-Dong, Kangnam-Gu,Seoul 135-280 Korea Tel: +82-2-3484-7100 Fax: +82-2-3484-7111

F0101 © FUJITSU LIMITED Printed in Japan All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

The contents of this document may not be reproduced or copied without the permission of FUJITSU LIMITED.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipments, industrial, communications, and measurement equipments, personal or household devices, etc.). CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.