16-bit Proprietary Microcontroller

CMOS

F²MC-16LX MB90580C Series

MB90583C/583CA/F583C/F583CA/587C/587CA/V580B

DESCRIPTION

The MB90580C series is a line of general-purpose, Fujitsu 16-bit microcontrollers designed for process control applications which require high-speed real-time processing, such as consumer products.

While inheriting the AT architecture of the F²MC^{*1} family, the instruction set for the F²MC-16LX CPU core of the MB90580C series incorporates additional instructions for high-level languages, supports extended addressing modes, and contains enhanced multiplication and division instructions as well as a substantial collection of improved bit manipulation instructions. In addition, the MB90580C has an on-chip 32-bit accumulator which enables processing of long-word data.

The peripheral resources integrated in the MB90580C series include: an 8/10-bit A/D converter, an 8-bit D/A converter, UARTs (SCI) 0 to 4, an 8/16-bit PPG timer, 16-bit I/O timers (16-bit free-run timer, input capture units (ICUs) 0 to 3, output compare units (OCUs) 0 and 1), and an IEBus[™] controller *2.


Notes: *1: F²MC stands for FUJITSU Flexible Microcontroller, a registered trademark of FUJITSU LIMITED. *2: IEBus[™] is a trademark of NEC Corporation.

FEATURES

- Minimum execution time: 62.5 ns/4 MHz oscillation (Uses PLL clock multiplication) maximum multiplier = 4
- Maximum memory space 16 Mbyte

Linear/bank access





- Instruction set optimized for controller applications Supported data types: bit, byte, word, and long-word types Standard addressing modes: 23 types 32-bit accumulator enhancing high-precision operations Signed multiplication/division and extended RETI instructions • Enhanced high level language (C) and multitasking support instructions Use of a system stack pointer Symmetrical instruction set and barrel shift instructions Program patch function (for two address pointers) • Enhanced execution speed: 4 byte instruction queue Enhanced interrupt function Up to eight priority levels programmable External interrupt inputs: 8 lines Automatic data transmission function independent of CPU operation Up to 16 channels for the extended intelligent I/O service DTP request inputs: 8 lines Internal ROM FLASH: 128 Kbyte MASKROM: 128 Kbyte (MB90583C/CA), 64 Kbyte (MB90587C/CA) Internal RAM FLASH: 6 Kbyte MASKROM: 6 Kbyte (MB90583C/CA), 4 Kbyte (MB90587C/CA) General-purpose ports Up to 77 channels (Input pull-up resistor settable for: 22 channels. Output open drain settable for: 8 channels) IEBus[™] controller^{*} Three different data transfer rates selectable Mode 0: 3.9 Kbps (16 bytes/frame) Mode 1: 17.0 Kbps (32 bytes/frame) Mode 2: 26.0 Kbps (128 bytes/frame) *: IEBus[™] is a trademark of NEC Corporation. • A/D Converter (RC) : 8 ch 8/10-bit resolution Conversion time: 34.7 µs (Min.), 12 MHz operation D/A Converter: 2 ch 8-bit resolutions Setup time: 12.5 µs • UART : 5 ch • 8/16 bit PPG : 1 ch 8 bits × 2 channels: 16 bits × 1 channel: Mode switching function provided 16 bit reload timer: 3 ch 16-bit PWC timer: 1 channel Noise filter provided. Available to pulse width counter 16 bit I/O timer Input capture : 4 ch
 - Output compare : 2 ch Free run timer: 1 ch
- Internal clock generator
- Time-base counter/watchdog timer: 18-bit

- Clock monitor function integrated
- Low-power consumption mode Sleep mode
 - Stop mode
 - Hardware standby mode
- CPU intermittent operation mode
- Package: LQFP-100 / QFP-100
- CMOS technology

■ PRODUCT LINEUP

Part number	MD005070/0A			
Item	MB90587C/CA	MB90583C/CA	MB90F583C/CA	MB90V580B
Classification		uced products SK ROM)	Mass-produced products (Flash ROM)	Development/ evaluation product
ROM size	64 Kbytes	128 Kbytes	128 Kbytes	None
RAM size	4 Kbytes	6 Kbytes	6 Kbytes	6 Kbytes
Clock*1	Two clocks / one clock system	Two clocks / one clock system	Two clocks / one clock system	Two clocks system
Emulator-specific power supply *2		_	_	None
CPU functions	Data bit length: 1 Minimum executio Interrupt processi	gth: 8 bits, 16 bits : 1 byte to 7 bytes bit, 8 bits, 16 bits on time: 62.5 ns (at n ng time: 1.5 ms (at n	nachine clock of 16 MHz) nachine clock of 16 MHz, m	inimum value)
Ports	General-purpose	I/O ports (CMOS out I/O port (Can be set I/O ports (Input pull-u		: 45 : 8 : 22 : 77
IEBus™ controller	None	Multi-master system Access control: CDM	/IA/CD able for different transmission yte FIFO buffer	
Timebase timer	18-bit counter Interrupt interval:	1.024 ms, 4.096 ms, 1	16.384 ms, 131.072 ms (At c	oscillation of 4 MHz)
Watchdog timer	0	interval: 3.58 ms, 14 MHz, minimum valu	.33 ms, 57.23 ms, 458.75 n e)	ns
Clock timer	15-bit counter Interrupt interval:	1 s, 0.5 s, 0.25 s, 31	.25 ms (At oscillation of 32.	768 kHz)
8/16-bit PPG timer	Number of channels: 1 (8-bit \times 2 channels) PPG operation of 8-bit or 16-bit A pulse wave of given intervals and given duty ratios can be output. Pulse interval: 62.5 ns to 1 ms (at oscillation of 4 MHz, machine clock of 16 MHz)			
16-bit reload timer	Number of channels: 3 Event count provided Interval: 125 ns to 131 ms (at oscillation of 4 MHz, machine clock of 16 MHz)			
PWC timer		elect the counter time	er from three internal clocks at the counter timer from thr	

(Continued)

	Part number	MB90587C/CA	MB90583C/CA	MB90F583C/CA	MB90V580B		
Item		MB30307 C/CA	MESOSOSCICA		WESOV SOOD		
	16-bit free run timer	Number of channels Overflow interrupts	s: 1				
16-bit I/O timer	Output compare (OCU)	Number of channels Pin input factor: A m	s: 2 natch signal of compa	are register			
	Input capture (ICU)	Number of channels Rewriting a register	s: 4 value upon a pin inp	ut (rising, falling, or b	ooth edges)		
DTP/exte	ernal interrupt circuit		edge, a falling edge, a rcuit or extended inte				
Delayed module	interrupt generation	An interrupt generat systems.	ion module for switcl	ning tasks used in rea	al time operating		
UART0, 1, 2, 3, 4		Clock synchronized transmission (62.5 Kbps to 1 Mbps) Clock asynchronized transmission (1202 bps to 9615 bps) Transmission can be performed by bi-directional serial transmission or by master/ slave connection.					
A/D converter		Resolution: 8/10-bit changeable Number of inputs: 8 One-shot conversion mode (converts selected channel only once) Scan conversion mode (converts two or more successive channels and can program up to 8 channels.) Continuous conversion mode (converts selected channel repeatedly) Stop conversion mode (converts selected channel and stop operation repeatedly)					
D/A converter		8-bit resolution Number of channels: 2 channels Based on the R-2R system					
Low-power consumption (standby) mode		Sleep/stop/CPU intermittent operation/clock timer/hardware standby					
Process		CMOS					
Power sup	oply voltage for operation	4.5 V to 5.5 V*3					

*1: Connect the oscillator to both terminals XA0 and XA1 for MB90F587C / 583C / F583C.

*2: It is setting of DIP switch S2 when Emulation pod (MB2145-507) is used. Please refer to the MB2145-507 hardware manual (2.7 Emulator-specific Power Pin) about details.

*3: Varies with conditions such as the operating frequency (See section "■ ELECTRICAL CHARACTERISTICS"). Assurance for the MB90V580B is given only for operation with a tool at a power supply voltage of 4.5 V to 5.5 V, an operating temperature of 0 to +25 °C, and an operating frequency of 1 MHz to 16 MHz.

PACKAGE AND CORRESPONDING PRODUCTS

Package	MB90583C/CA	MB90587C/CA	MB90F583C/CA	
FPT-100P-M05	0	0	0	
FTP-100P-M06	0	0	0	

 \bigcirc : Available \times : Not available

Note: For more information about each package, see section "■ PACKAGE DIMENSIONS".

DIFFERENCES AMONG PRODUCTS

Memory Size


In evaluation with an evaluation product, note the difference between the evaluation product and the product actually used. The following items must be taken into consideration.


- The MB90V580B does not have an internal ROM, however, operations equivalent to chips with an internal ROM can be evaluated by using a dedicated development tool, enabling selection of ROM size by settings of the development tool.
- In the MB90V580B, images from FF4000_H to FFFFF_H are mapped to bank 00, and FE0000_H to FF3FFF_H to mapped to bank FE and FF only. (This setting can be changed by configuring the development tool.)
- In the MB90583C/583CA/587C/587CA/F583C/F583CA, images from FF4000H to FFFFFH are mapped to bank 00, and FF0000H to FF3FFFH to bank FF only.

IEBus[™] Controller

• MB90587C/CA does not have an IEBus™ Controller.

PIN ASSIGNMENT





■ PIN DESCRIPTION

Pin no.		Din nomo	Circuit	Eurotion		
QFP*1	LQFP*2	Pin name	type	Function		
82	80	X0	А	Oscillator pin		
83	81	X1	А	Oscillator pin		
52	50	HST	С	Hardware standby input pin		
77	75	RST	В	Reset input pin		
85 to 92	83 to 90	P00 to P07	D (CMOS/H)	General-purpose I/O ports. A pull-up resistor can be assigned (RD07 to RD00="1") by the pull- up resistor setting register (RDR0). [These pins are disabled with the output setting (DDR0 register: D07 to D00="1").]		
		AD00 to AD07		In external bus mode, the pins function as the lower data I/O or low- er address outputs (AD00 to AD07).		
93 to 100	91 to 98	P10 to P17	P10 to P17 D	General-purpose I/O ports. A pull-up resistor can be assigned (RD17 to RD10="1") by the pull- up resistor setting register (RDR1). [These pins are disabled with the output setting (DDR1 register: D17 to D10 ="1").]		
		AD08 to AD15		In 16-bit external bus mode, the pins function as the upper data I/O or middle address outputs (AD08 to AD15).		
1 to 8	99,100,	P20 to P27	F	General-purpose I/O ports In external bus mode, pins for which the corresponding bit in the HACR register is "1" function as the A16 to A23 pins.		
1100	1 to 6	A16 to A23 (CMOS/	(CMOS/H)	In external bus mode, pins for which the corresponding bit in the HACR register is "1" function as the upper address output pins (A16 to A23).		
9	7	P30	F	General-purpose I/O port Functions as the ALE pin in external bus mode.		
9	/	ALE	(CMOS/H)	Functions as the address latch enable signal pin (ALE) in external bus mode.		
10	8	P31	F	General-purpose I/O port Functions as the RD pin in external bus mode.		
		RD	(CMOS/H)	Functions as the read strobe output pin (\overline{RD}) in external bus mode.		
12	10	P32 F	General-purpose <u>I/O port</u> Functions as the WRL pin in external bus mode if the WRE bit is "1".			
		WRL	(CMOS/H)	Functions as the lower data write strobe output pin (WRL) in external bus mode.		
13	11	P33	F (CMOS/H)	General-purpose I/O port Functions as the WRH pin in 16-bit external bus mode if the WRE bit in the EPCR register is "1"		
		WRH		Functions as the upper data write strobe output pin ($\overline{\text{WRH}}$) in external bus mode.		

*1: FPT-100P-M06

*2: FPT-100P-M05

Pin no.		Din nomo	Circuit	Eurotion		
QFP*1	LQFP*2	Pin name	type	Function		
14	14 12		F (CMOS/H)	General-purpose I/O port Functions as the HRQ pin in external bus mode if the HDE bit in the EPCR register is "1".		
		HRQ		Functions as the hold request input pin (HRQ) in external bus mode.		
15	13	P35	F (CMOS/H)	General-purpose I/O port Functions as the HAK pin in external bus mode if the HDE bit in the EPCR register is "1".		
		HAK		Functions as the hold acknowledge output pin (\overline{HAK}) in external bus mode.		
16	14	P36	F (CMOS/H)	General-purpose I/O port Functions as the RDY pin in external bus mode if the RYE bit in the EPCR register is "1".		
		RDY		Functions as the external ready input pin (RDY) in external bus mode.		
17	15	P37	F	General-purpose I/O port Functions as the CLK pin in external bus mode if the CKE bit in the EPCR register is "1".		
		CLK	(CMOS/H)	Functions as the machine cycle clock output pin (CLK) in external bus mode.		
18	10	P40	P40	P40	General-purpose I/O port. This pin serves as an open-drain output port with OD40 in the open- drain control setting register (ODR4) set to "1". [The pin is disabled with the input setting (DDR4 register: D40="0").]	
10	16	SIN0	(CMOS/H)	UART0 serial data input (SIN0) pin. When UART0 is operating for input, this input is used as required and thus the output from any other function to the pin must be off unless used intentionally.		
19		P41	E (CMOS/H)	General-purpose I/O port. This pin serves as an open-drain output port with OD41 in the open- drain control setting register (ODR4) set to "1". [The pin is disabled with the input setting (DDR4 register: D41="0").]		
	SOT0		UART0 serial data output pin (SOT0). This pin is enabled with the UART0 serial data output enabled.			
20 18		P42	E (CMOS/H)	General-purpose I/O port. This pin serves as an open-drain output port with OD42 in the open- drain control setting register (ODR4) set to "1". [The pin is disabled with the input setting (DDR4 register: D42="0").]		
		SCK0		UART0 serial clock I/O pin (SCK0). This pin is enabled with the UART0 clock output enabled.		

*1: FPT-100P-M06

*2: FPT-100P-M05

Pin no.		Din namo	Circuit	Function	
QFP*1	LQFP*2	Pin name	type	Function	
21	19	P43	E	General-purpose I/O port. This pin serves as an open-drain output port with OD43 in the open- drain control setting register (ODR4) set to "1". [The pin is disabled with the input setting (DDR4 register: D43="0").]	
21	13	SIN1	(CMOS/H)	UART1 serial data input (SIN1) pin. When UART1 is operating for input, this input is used as required and thus the output from any other function to the pin must be off unless used intentionally.	
22	20	P44	E (CMOS/H)	General-purpose I/O port. This pin serves as an open-drain output port with OD44 in the open- drain control setting register (ODR4) set to "1". [The pin is disabled with the input setting (DDR4 register: D44="0").]	
		SOT1		UART1 serial data output pin (SOT1). This pin is enabled with the UART1 serial data output enabled.	
24	22	P45	E (CMOS/H)	General-purpose I/O port. This pin serves as an open-drain output port with OD45 in the open- drain control setting register (ODR4) set to "1". [The pin is disabled with the input setting (DDR4 register: D45="0").]	
		SCK1		UART1 serial clock I/O pin (SCK1). This pin is enabled with the UART1 clock output enabled.	
25	23	P46	E (CMOS/H)	General-purpose I/O port. This pin serves as an open-drain output port with OD46 in the open- drain control setting register (ODR4) set to "1". [The pin is disabled with the input setting (DDR4 register: D46="0").]	
		ADTG		External trigger input pin (ADTG) for the A/D converter.	
26	24	P47	E (CMOS/H)	General-purpose I/O port. This pin serves as an open-drain output port with OD47 in the open- drain control setting register (ODR4) set to "1". [The pin is disabled with the input setting (DDR4 register: D47="0").]	
		P50		General-purpose I/O port.	
		AN0		Analog input pin (AN0) for use during A/D converter operation.	
38	36	SIN3	G (CMOS/H)	UART3 serial data input pin (SIN3). When UART3 is operating for input, this input is used as required and thus the output from any other function to the pin must be off unless used intentionally.	
		P51		General-purpose I/O port.	
39	37	AN1	G	Analog input pin (AN1) for use during A/D converter operation.	
		SOT3	(CMOS/H)	UART3 serial data output pin (SOT3). This pin is enabled with the UART3 serial data output enabled.	

*1: FPT-100P-M06

*2: FPT-100P-M05

Pin no.		D	0:	F or the		
QFP*1	LQFP*2	Pin name	Circuit type	Function		
		P52		General-purpose I/O port.		
40	38	AN2	G	Analog input pin (AN2) for use during A/D converter operation.		
-10	00	SCK3	(CMOS/H)	UART3 serial clock I/O pin (SCK3). This pin is enabled with the UART3 clock output enabled.		
41	39	P53	G	General-purpose I/O port.		
41	- 39	AN3	(CMOS/H)	Analog input pin (AN3) for use during A/D converter operation.		
		P54		General-purpose I/O port.		
		AN4		Analog input pin (AN4) for use during A/D converter operation.		
43	41	SIN4	G (CMOS/H)	UART4 serial data input pin (SIN4). When UART4 is operating for input, this input is used as required and thus the output from any other function to the pin must be off unless used intentionally.		
		P55		General-purpose I/O port.		
44	42	AN5	G	Analog input pin (AN5) for use during A/D converter operation.		
	72	SOT4 (C	(CMOS/H)	UART4 serial data output pin (SOT4). This pin is enabled with the UART4 serial data output enabled.		
		P56	G	General-purpose I/O port.		
45	43	AN6		Analog input pin (AN6) for use during A/D converter operation.		
10		SCK4	(CMOS/H)	UART4 serial clock output pin (SCK4). This pin is enabled with the UART4 clock output enabled.		
46	6 44	P57	G	General-purpose I/O port.		
46	44	AN7	(CMOS/H)	Analog input pin (AN7) for use during A/D converter operation.		
27	25	С		0.1 μ F capacitor coupling pin for regulating the power supply.		
28	26	P71	F (CMOS/H)	General-purpose I/O port.		
29	27	P72	F (CMOS/H)	General-purpose I/O port.		
32	30	P73	H (CMOS/H)	General-purpose I/O port. This pin serves as a D/A output pin (DA00) when the DAE0 bit in the D/A control register (DACR) is "1".		
		DA00		D/A converter output 0 (DA00) pin.		
33	31	P74	H (CMOS/H)	General-purpose I/O port. This pin serves as a D/A output pin (DA01) when the DAE1 bit in the D/A control register (DACR) is "1".		
		DA01		D/A converter output 1 pin (DA01).		
47	45	P80	F	General-purpose I/O port.		
1		IRQ0	(CMOS/H)	Functions as external interrupt request input 0 pin (IRQ0).		

*1: FPT-100P-M06

*2: FPT-100P-M05

Pin no.		D:		Function		
QFP*1	LQFP*2	Pin name	Circuit type	Function		
40	46	P81	F	General-purpose I/O port.		
48	46	IRQ1	(CMOS/H)	Functions as external interrupt request input 1 pin (IRQ1).		
53	51	P82	F	General-purpose I/O port.		
53	51	IRQ2	(CMOS/H)	Functions as external interrupt request input 2 pin (IRQ2).		
54	50	P83	F	General-purpose I/O port.		
54	52	IRQ3	(CMOS/H)	Functions as external interrupt request input 3 pin (IRQ3).		
EE	52	P84	F	General-purpose I/O port.		
55	53	IRQ4	(CMOS/H)	Functions as external interrupt request input 4 pin (IRQ4).		
56	54	P85	F	General-purpose I/O port.		
50	54	IRQ5	(CMOS/H)	Functions as external interrupt request input 5 pin (IRQ5).		
57	55	P86	F	General-purpose I/O port.		
57	55	IRQ6	(CMOS/H)	Functions as external interrupt request input 6 pin (IRQ6).		
EQ	56	P87	F	General-purpose I/O port.		
50	58 56	IRQ7	(CMOS/H)	Functions as external interrupt request input 7 pin (IRQ7).		
50	57	P60	P60	General-purpose I/O port. A pull-up resistor can be assigned (RD60="1") by the pull-up resistor setting register (RDR6). [This pin is disabled with the output setting (DDR6 register: D60="1").]		
59	57	SIN2	(CMOS/H)	UART2 serial data input pin (SIN2). When UART2 is operating for input, this input is used as required and thus the output from any other function to the pin must be off unless used intentionally.		
60	0 58	P61	1 D (CMOS/H)	General-purpose I/O port. A pull-up resistor can be assigned (RD61="1") by the pull-up resistor setting register (RDR6). [This pin is disabled with the output setting (DDR6 register: D61="1").]		
		SOT2		UART2 serial data output pin (SOT2). This pin is enabled with the UART2 serial data output enabled.		
61 59		P62	D (CMOS/H)	General-purpose I/O port. A pull-up resistor can be assigned (RD62="1") by the pull-up resistor setting register (RDR6). [This pin is disabled with the output setting (DDR6 register: D62="1").]		
		SCK2		UART2 serial clock I/O pin (SCK2). This pin is enabled with the UART2 clock output enabled.		

*1: FPT-100P-M06

*2: FPT-100P-M05

(Continued)

Pin no.				Eurotion		
QFP*1	LQFP*2	Pin name	Circuit type	Function		
62	60	P63	D (CMOS/H)	General-purpose I/O port. A pull-up resistor can be assigned (RD63="1") by the pull-up resis- tor setting register (RDR6). [This pin is disabled with the output set- ting (DDR6 register: D63="1").]		
		PPG1		The pin serves as the PPG1 output when PPGs are enabled.		
63	61	P64	D (CMOS/H)	General-purpose I/O port. A pull-up resistor can be assigned (RD64="1") by the pull-up resistor setting register (RDR6). [This pin is disabled with the output setting (DDR6 register: D64="1").]		
		PPG0		The pin serves as the PPG0 output when PPGs are enabled.		
64	62	P65	D (CMOS/H)	General-purpose I/O port. A pull-up resistor can be assigned (RD65="1") by the pull-up resis- tor setting register (RDR6). [This pin is disabled with the output set- ting (DDR6 register: D65="1").]		
	CI			This pin serves as the CKOT output during CKOT operation.		
65	63	TX*3	I	This pin serves as the IEBus™ output.		
66	64	RX* ³	J (CMOS)	This pin serves as the IEBus™ input.		
		P90 to P92		General-purpose I/O port.		
67 to 69	65 to 67	TIN0 to TIN2	F (CMOS/H)	Event input pins for reload timers 0, 1, and 2. During reload timer input, these inputs are used continuously and thus the output from any other function to the pins must be avoided unless used intentionally.		
		IN0 to IN2		Trigger inputs for input capture channels 0 to 2		
		P93		General-purpose I/O port.		
70	68	ΤΟΤ0	F (CMOS/H)	Reload timer output pin. This function is applied when the output for reload timer 0 is enabled.		
		IN3		Trigger inputs for input capture channel 3.		
		P94, P95		General-purpose I/O port.		
71, 72	69, 70	TOT1, TOT2	F (CMOS/H)	Reload timer output pins. This function is applied when the output for reload timer 1 and 2 are enabled.		
		OUT0, OUT1		Event output for channel 0 and 1 of the output compare		
70	74	P96		General-purpose I/O port.		
73	71	PWC	F (CMOS/H)	This pin serves as the PWC input with the PWC timer enabled.		

*1: FPT-100P-M06

*2: FPT-100P-M05

*3: N.C. pin on the MB90587C/CA.


(Continued)


Pin no.		Din nomo	Circuit type	Eurotion		
QFP*1	LQFP*2	Pin name	Circuit type	Function		
74 72		P97	F (CMOS/H)	General-purpose I/O port.		
74	12	POT		This pin serves as the PWC output with the PWC timer enabled.		
75, 76	73, 74	PA0, PA1	F (CMOS/H)	General-purpose I/O port.		
78	76	PA2	F (CMOS/H)	General-purpose I/O port.		
79	77	X1A	А	Oscillation input pin. Leave the terminal open for the one clock system parts.		
80	78	X0A	А	Oscillation input pin. Pull-down the terminal externally for the one clock system parts.		
34	32	AVcc		A/D converter power supply pin.		
37	35	AVss	_	A/D converter power supply pin.		
35	33	AVRH	_	A/D converter external reference power supply pin.		
36	34	AVRL	_	A/D converter external reference power supply pin.		
30	28	DVRH	_	D/A converter external reference power supply pin.		
31	29	DVss	_	D/A converter power supply pin.		
49 to 51	47 to 49	MD0 to MD2	С	Input pin for specifying the operation mode. Connect these pins directly to Vcc or Vss.		
23, 84	21, 82	Vcc	_	Power supply (5 V) input pin.		
11, 42, 81	9, 40, 79	Vss		Power supply (0 V) input pin.		


*1: FPT-100P-M06

*2: FPT-100P-M05

■ I/O CIRCUIT TYPE







HANDLING DEVICES

1. Preventing Latchup

CMOS ICs may cause latchup in the following situations:

- When a voltage higher than Vcc or lower than Vss is applied to input or output pins.
- When a voltage exceeding the rating is applied between Vcc and Vss.
- When AVcc power is supplied prior to the Vcc voltage.

If latchup occurs, the power supply current increases rapidly, sometimes resulting in thermal breakdown of the device. Use meticulous care not to let it occur.

For the same reason, also be careful not to let the analog power-supply voltage exceed the digital power-supply voltage.

2. Handling unused input pins

Unused input pins left open may cause abnormal operation, or latch-up leading to permanent damage. Unused input pins should be pulled up or pulled down through at least 2 k Ω resistance.


Unused input/output pins may be left open in output state, but if such pins are in input state they should be handled in the same way as input pins.

3. Treatment of the TX and RX pins with the IEBus[™] unused

When the IEBus is not used, connect a pull-down resistor to the TX pin and a pull-down/pull-up resistor to the RX pin.

4. Use of the external clock

When the device uses an external clock, drive only the X0 pin while leaving the X1 pin open (See the illustration below).




5. Power Supply Pins (Vcc/Vss)

In products with multiple V_{cc} or V_{ss} pins, the pins of a same potential are internally connected in the device to avoid abnormal operations including latch-up. However, connect the pins external power and ground lines to lower the electro-magnetic emission level to prevent abnormal operation of strobe signals caused by the rise in the ground level, and to conform to the total current rating.

Make sure to connect Vcc and Vss pins via lowest impedance to power lines.

It is recommended to provide a bypass capacitor of around 0.1 µF between Vcc and Vss pin near the device.



6. Crystal Oscillator Circuit

Noises around X0 or X1 pins may be possible causes of abnormal operations. Make sure to provide bypass capacitors via shortest distance from X0, X1 pins, crystal oscillator (or ceramic resonator) and ground lines, and make sure, to the utmost effort, that lines of oscillation circuit not cross the lines of other circuits.

It is highly recommended to provide a printed circuit board art work surrounding X0 and X1 pins with an grand area for stabilizing the operation.

7. Turning-on Sequence of Power Supply to A/D Converter and Analog Inputs

Make sure to turn on the A/D converter power supply (AVcc, AVss, AVRH, AVRL) and analog inputs (AN0 to AN7) after turning-on the digital power supply (Vcc).

Turn-off the digital power after turning off the A/D converter supply and analog inputs. In this case, make sure that the voltage of AVRH dose not exceed AV_{CC} (turning on/off the analog and digital power supplies simultaneously is acceptable).

8. Connection of Unused Pins of A/D Converter

Connect unused pin of A/D converter to AVcc = Vcc, AVss = AVRH = AVRL = Vss.

9. Connection of Unused Pins of D/A Converter

Connect unused pin of D/A converter to DVRH = Vss, DVss = Vss.

10. N.C. Pin

The N.C. (internally connected) pin must be opened for use.

11. Notes on Energization


To prevent the internal regulator circuit from malfunctioning, set the voltage rise time during energization at 50 μ s or more (0.2 V to 2.7 V).

12. Use of the sub-clock

Use the one clock system parts when the sub-clock is not used. Connected the oscillator under 32 kHz to the both terminals XA0 and X1A for the two clocks system parts. Pull-down the terminal X0A and leave the terminal X0A open for the one clock system parts.

13. Indeterminate outputs from ports 0 and 1

The outputs from ports 0 and 1 become indeterminate during a power-on reset after the power is turned on. Pay attention to the port output timing shown as follow.



14. Initialization

In the device, there are internal registers which are initialized only by a power-on reset. To initialize these registers turning on the power again.

15. Return from standby state

If the power-supply voltage goes below the standby RAM holding voltage in the standby state, the device may fail to return from the standby state. In this case, reset the device via the external reset pin to return to the normal state.


16. Precautions for Use of 'DIV A, Ri,' and 'DIVW A, RWi' Instructions

The signed multiplication-division instructions 'DIV A, Ri,' and 'DIVW A, RWi' should be used when the corresponding bank registers (DTB, ADB, USB, SSB) are set to value '00h.' If the corresponding bank registers (DTB, ADB, USB, SSB) are set to a value other than '00h,' then the remainder obtained after the execution of the instruction will not be placed in the instruction operand register.


17. Precautions for Use of REALOS

Extended intelligent I/O service (EI²OS) cannot be used, when REALOS is used.

BLOCK DIAGRAM



MEMORY MAP




Note: The ROM data of bank FF is reflected in the upper address of bank 00, realizing effective use of the C compiler small model. The lower 16-bit is assigned to the same address, enabling reference of the table on the ROM without stating "far". For example, if an attempt has been made to access 00C000H, the contents of the ROM at FFC000H are accessed actually. Since the ROM area of the FF bank exceeds 48 Kbytes, the whole area cannot be reflected in the image for the 00 bank. The ROM data at FF4000H to FFFFFH looks, therefore, as if it were the image for 00400H to 00FFFFH. Thus, it is recommended that the ROM data table be stored in the area of FF4000H to FFFFFH.

■ F²MC-16LX CPU PROGRAMMING MODEL


• Dedicated registers

AH	AL	: Accumulator (A) Dual 16-bit register used for storing results of calculation
		etc. The two 16-bit registers can be combined to be used
	USP	as a 32-bit register. : User stack pointer (USP)
	USF	The 16-bit pointer indicating a user stack address.
	SSP	: System stack pointer (SSP)
		The 16-bit pointer indicating the status of the system stack address.
	PS	: Processor status (PS)
		The 16-bit register indicating the system status.
	PC	 Program counter (PC) The 16-bit register indicating storing location of the current instruction code.
	DPR	: Direct page register (DPR)
		^I The 8-bit register indicating bit 8 through 15 of the opera address in the short direct addressing mode.
	РСВ	: Program bank register (PCB)
		The 8-bit register indicating the program space.
	DTB	: Data bank register (DTB)
		The 8-bit register indicating the data space.
	USB	: User stack bank register (USB)
		The 8-bit register indicating the user stack space.
	SSB	: System stack bank register (SSB) The 8-bit register indicating the system stack space.
	ADB	: Additional data bank register (ADB)
		The 8-bit register indicating the additional data space.
	8 bit>	
	16 bit►	
3	32 bit ———	

• General-purpose registers



• Processor status (PS)



■ I/O MAP

Address	Register name	Abbreviated register name	Read/write	Resource name	Initial value
00н	Port 0 data register	PDR0	R/W	Port 0	XXXXXXXXB
01н	Port 1 data register	PDR1	R/W	Port 1	XXXXXXXXB
02н	Port 2 data register	PDR2	R/W	Port 2	XXXXXXXXB
03н	Port 3 data register	PDR3	R/W	Port 3	XXXXXXXXB
04н	Port 4 data register	PDR4	R/W	Port 4	XXXXXXXXB
05н	Port 5 data register	PDR5	R/W	Port 5	11111111
06н	Port 6 data register	PDR6	R/W	Port 6	XXXXXXB
07н	Port 7 data register	PDR7	R/W	Port 7	XXXXв
08н	Port 8 data register	PDR8	R/W	Port 8	XXXXXXXXB
09н	Port 9 data register	PDR9	R/W	Port 9	XXXXXXXXB
0Ан	Port A data register	PDRA	R/W	Port A	XXXB
0Bн to 0Fн		(Di	sabled)		L
10 н	Port 0 direction register	DDR0	R/W	Port 0	0000000в
11 н	Port 1 direction register	DDR1	R/W	Port 1	0000000в
12 н	Port 2 direction register	DDR2	R/W	Port 2	0000000в
13н	Port 3 direction register	DDR3	R/W	Port 3	0000000в
14 H	Port 4 direction register	DDR4	R/W	Port 4	0000000в
15 н	Port 5 direction register	DDR5	R/W	Port 5	0000000в
16 н	Port 6 direction register	DDR6	R/W	Port 6	000000в
17 н	Port 7 direction register	DDR7	R/W	Port 7	0000-в
18 н	Port 8 direction register	DDR8	R/W	Port 8	0000000в
19 н	Port 9 direction register	DDR9	R/W	Port 9	0000000в
1Ан	Port A direction register	DDRA	R/W	Port A	000в
1Bн	Port 4 output pin register	ODR4	R/W	Port 4	0000000в
1Cн	Port 5 analog input enable register	ADER	R/W	Port 4, A/D	11111111в
1Dн to 1Fн		(Di	sabled)		
20н	Serial mode register 0	SMR0	R/W		0000000в
21н	Serial control register 0	SCR0	R/W		00000100в
22н	Serial input data register 0/ serial output data register 0	SIDR0/ SODR0	R/W	UART0	XXXXXXXAB
23н	Serial status register 0	SSR0	R/W		00001-00в

Address	Register name	Abbreviated register name	Read/ write	Resource name	Initial value
24н	Serial mode register 1	SMR1	R/W		0000000в
25н	Serial control register 1	SCR1	R/W		00000100в
26н	Serial input data register 1/ serial output data register 1	SIDR1/ SODR1	R/W	UART1	XXXXXXXXB
27н	Serial status register 1	SSR1	R/W		00001-00в
28н	Serial mode register 2	SMR2	R/W		0000000в
29н	Serial control register 2	SCR2	R/W		00000100в
2Ан	Serial input data register 2/ serial output data register 2	SIDR2/ SODR2	R/W	UART2	XXXXXXXX
2Вн	Serial status register 2	SSR2	R/W		00001-00в
2Сн	Clock division control register 0	CDCR0	R/W	Communications prescaler 0	01111в
2Dн		(Disa	abled)		
2Eн	Clock division control register 1	CDCR1	R/W	Communications prescaler 1	01111в
2Fн		(Disa	abled)		
30н	DTP/interrupt enable register	ENIR	R/W		0000000в
31н	DTP/interrupt factor register	EIRR	R/W		XXXXXXXXB
32н	Request level setting register lower	ELVR	R/W	DTP/external interrupt	00000000
33н	Request level setting register upper				00000000
34н	Clock division control register 2	CDCR2	R/W	Communications prescaler 2	01111в
35н		(Disa	abled)		
36н	Control status register lower	ADCS1	R/W		0000000
37н	Control status register upper	ADCS2	R/W	A/D converter	00000000
38н	Data register lower	ADCR1	R	A/D converter	XXXXXXXXB
39н	Data register upper	ADCR2	R or W		00001-ХХв
ЗАн	D/A converter data register 0	DAT0	R/W		0000000в
3Вн	D/A converter data register 1	DAT1	R/W	D/A converter	0000000
3Сн	D/A control register 0	DACR0	R/W		Ов
3Dн	D/A control register 1	DACR1	R/W		Ов
3Ен	Clock output enable register	CLKR	R/W	Clock monitor function	0000в
3Fн		(Disa	abled)		

Address	Register name	Abbreviated register name	Read/ write	Resource name	Initial value	
40н	Reload register L (ch.0)	PRLL0	R/W		XXXXXXXXB	
41н	Reload register H (ch.0)	PRLH0	R/W		XXXXXXXXB	
42н	Reload register L (ch.1)	PRLL1	R/W		XXXXXXXXB	
43н	Reload register H (ch.1)	PRLH1	R/W		XXXXXXXXB	
44 _H	PPG0 operating mode control register	PPGC0	R/W	8/16 bit PPG0/1	0X000XX1B	
45 н	PPG1 operating mode control register	PPGC1	R/W		0X000001B	
46 н	PPG0 and 1 operating output control registers	PPGOE	R/W		00000000	
47 H		(Disable	ed)			
48 H	Timer control status register lower	TMCSR0	R/W		0000000в	
49 H	Timer control status register upper	TNICSRU	r./vv		0000в	
4Ан	16 bit timer register lower/ 16 bit reload register lower	TMR0/	R/W	16 bit reload timer 0	XXXXXXXXB	
4Вн	16 bit timer register upper/ 16 bit reload register upper	TMRLR0	K/VV		XXXXXXXXB	
4Cн	Timer control status register lower				0000000в	
4Dн	Timer control status register upper	TMCSR1	R/W		0000в	
4 Ен	16bit timer register lower/ 16 bit reload register lower	TMR1/		16 bit reload timer 1	XXXXXXXXB	
4Fн	16 bit timer register upper/ 16 bit reload register upper	TMRLR1	R/W		XXXXXXXXB	
50н	Timer control status register lower	TMCSR2	R/W		0000000в	
51н	Timer control status register upper	TIVICORZ	r///		0000в	
52н	16 bit timer register lower/ 16 bit reload register lower	TMR2/	DAM	16 bit reload timer 2	XXXXXXXXB	
53н	16 bit timer register upper/ 16 bit reload register upper	TMRLR2	R/W		XXXXXXXXB	
54 H	PWC control status register lower		R/W		0000000в	
55н	PWC control status register upper	PWCSR	or R	10.1.1	0000000в	
56н	PWC data buffer register lower	PWCR	R/W	16 bit PWC timer	XXXXXXXXB	
57н	PWC data buffer register upper	FVVCK	Γ./ V V		XXXXXXXXB	
58 H	Divide ratio control register	DIVR	R/W		00в	
59н		(Disable	ed)			

Address	Register name	Abbreviated register name	Read/write	Resource name	Initial value
5Ан	Compare register lower	000000		Output compare	XXXXXXXXB
5Вн	Compare register upper	OCCP0	R/W	(ch.0)	XXXXXXXX
5Сн	Compare register lower		R/W	Output compare	XXXXXXXXB
5Dн	Compare register upper	OCCP1	K/VV	(ch.1)	XXXXXXXXB
5Ен	Compare control status register 0	OCS0	R/W	Output compare (ch.0)	000000в
5Fн	Compare control status register 1	OCS1	R/W	Output compare (ch.1)	00000в
60н	Input capture register lower	IPCP0	R	Input capture	XXXXXXXXB
61н	Input capture register upper	IFCFU	ĸ	(ch.0)	XXXXXXXXB
62н	Input capture register lower	IPCP1	Р	Input capture	XXXXXXXXB
63н	Input capture register upper	IFCFT	R	(ch.1)	XXXXXXXX
64н	Input capture register lower		Р	Input capture	XXXXXXXX
65н	Input capture register upper	IPCP2	R	(ch.2)	XXXXXXXX
66н	Input capture register lower	IPCP3	R	Input capture	XXXXXXXXB
67 н	Input capture register upper	IFCF3	ĸ	(ch.3)	XXXXXXXXB
68 H	Input capture control status register 01	ICS01	R/W	Input capture (ch.0, ch.1)	0000000B
69н		(Disa	abled)		
6Ан	Input capture control status register 23	ICS23	R/W	Input capture (ch.2, ch.3)	0000000
6Вн		(Disa	abled)		
6Cн	Timer data register lower	TCDTL	R/W		0000000B
6Dн	Timer data register upper	TCDTH	R/W	Free-run timer	0000000B
6Eн	Timer control status register	TCCS	R/W		0000000B
6Fн	ROM mirroring function selection register	ROMM	W	ROM mirror function	1e
70 н	Local-office address setting register L	MAWL	R/W		XXXXXXXXB
71н	Local-office address setting register H	MAWH	R/W		XXXXXXXXB
72н	Slave address setting register L	SAWL	R/W	IEBus™	XXXXXXXXB
73н	Slave address setting register H	SAWH	R/W	controller	XXXXXXXXB
74 _H	Message length bit setting register	DEWR	R/W		00000000
75 н	Broadcast control bit setting register	DCWR	R/W		0000000

Address	Register name	Abbreviated register name	Read/write	Resource name	Initial value		
76 н	Command register L	CMRL	R/W		1100000в		
77 н	Command register H	CMRH	R/W		000000XB		
78 H	Status register L	STRL	R		0011XXXX _B		
79 н	Status register H	STRH	R/W or R		00XX0000B		
7Ан	Lock read register L	LRRL	R		XXXXXXXAB		
7 Вн	Lock read register H	LRRH	R/W or R	IEBus™	1110XXXX _B		
7Сн	Master address read register L	MARL	R	controller	XXXXXXXXB		
7 Dн	Master address read register H	MARH	R		1111XXXX _В		
7 Ен	Message length bit read register	DERR	R		XXXXXXXXB		
7 F н	Broadcast control bit read register	DCRR	R		000XXXXXB		
80н	Write data buffer	WDB	W		XXXXXXXXB		
81н	Read data buffer	RDB	R		XXXXXXXXB		
82н	Serial mode register 3	SMR3	R/W		0000000в		
83н	Serial control register 3	SCR3	R/W		00000100в		
84 _H	Serial input register 3/ serial output register 3	SIDR3/ SODR3	R/W	UART3	XXXXXXXX		
85н	Serial status register 3	SSR3	R/W		00001-00в		
86н	PWC noise filter register	RNCR	R/W	PWC noisefilter	000в		
87н	Clock division control register 3	CDCR3	R/W	Communications prescaler 3	01111в		
88H	Serial mode register 4	SMR4	R/W		0000000в		
89н	Serial control register 4	SCR4	R/W		00000100в		
8Ан	Serial input register 4/ serial output register 4	SIDR4/ SODR4	R/W	UART4	XXXXXXXX		
8Вн	Serial status register 4	SSR4	R/W		00001-00в		
8Сн	Port 0 input pull-up resistor setup register	RDR0	R/W	Port 0	0000000в		
8Dн	Port 1 input pull-up resistor setup register	RDR1	R/W	Port 1	0000000в		
8Eн	Port 6 input pull-up resistor setup register	RDR6	R/W	Port 6	000000в		
8Fı	Clock division control register 4	CDCR4	R/W	Communications prescaler 4	01111в		
90н to 9Dн		(Disa	abled)				

Address	Register name	Abbreviated register name	Read/ write	Resource name	Initial value
9Eн	Program address detection control/ status register	PACSR	R/W	Address match detection function	00000000B
9Fн	Delayed interrupt generation/release register	DIRR	R/W	Delayed interrupt generation module	Ов
А0н	Low-power consumption mode control register	LPMCR	R/W or W	Low-power consumption mode	0001100-в
А1н	Clock selection register	CKSCR	R/W or R	consumption mode	11111100 _B
А2н to А4н		(Disable	ed)		
А5н	Auto-ready function selection register	ARSR	W		001100в
А6н	External address output control register	HACR	W	External bus pin control circuit	00000000B
А7н	Bus control signal selection register	ECSR	W		000000-в
А8н	Watch dog timer control register	WDTC	R or W	Watch dog timer	XXXXX 111 _B
А9н	Time-base timer control register	TBTC	R/W, W	Timebase timer	100100_{B}
ААн	Clock timer control register	WTC	R/W or R	Clock timer	1X00000B
ABн to ADн		(Disable	ed)		
AEн	Flash memory control status register	FMCS	R/W or R or W	Flash interface	000X0000 _B
AFн		(Disable	ed)		
В0н	Interrupt control register 00	ICR00	R/W		00000111в
В1 н	Interrupt control register 01	ICR01	R/W		00000111в
В2н	Interrupt control register 02	ICR02	R/W		00000111 _B
ВЗн	Interrupt control register 03	ICR03	R/W		00000111в
В4н	Interrupt control register 04	ICR04	R/W		00000111в
В5н	Interrupt control register 05	ICR05	R/W		00000111 _B
В6н	Interrupt control register 06	ICR06	R/W		00000111в
В7 н	Interrupt control register 07	ICR07	R/W	Interrupt controller	00000111в
В8 н	Interrupt control register 08	ICR08	R/W		00000111в
В9н	Interrupt control register 09	ICR09	R/W		00000111в
ВАн	Interrupt control register 10	ICR10	R/W		00000111в
BBн	Interrupt control register 11	ICR11	R/W		00000111в
ВСн	Interrupt control register 12	ICR12	R/W		00000111в
BDн	Interrupt control register 13	ICR13	R/W		00000111в
ВЕн	Interrupt control register 14	ICR14	R/W		00000111в
BFн	Interrupt control register 15	ICR15	R/W		00000111в

(Continued)

(Continued)

Continuea												
Address	Register name	Abbreviated register name	Read/write	Resource name	Initial value							
C0н to FFн	(External area)											
100н to #н		(RAM area)										
#н to 1FEFн		(Reserved	l area)									
1FF0н	Program address detection register 0 (lower)		R/W		XXXXXXXXB							
1FF1⊦	Program address detection register 0 (middle)	PADR0	R/W		XXXXXXXX							
1FF2н	Program address detection register 0 (upper)		R/W	Address match detection	XXXXXXXX							
1FF3⊦	Program address detection register 1 (lower)		R/W	function	XXXXXXXXB							
1FF4⊦	Program address detection register 1 (middle)	PADR1	R/W		XXXXXXXX							
1FF5⊦	Program address detection register 1 (upper)		R/W		XXXXXXXX							
1FF6н to 1FFFн	(Reserved area)											

• Explanation of initial values \rightarrow "0": initial value" "0" / "1": initial value" "1" / "X": undefined / "-": undefined (not used)

• The addresses following 00FFH are reserved. No external bus access signal is generated.

• Boundary #H between the RAM area and the reserved area varies with the product model.

Note: For bits that is initialized by an reset operation, the initial value set by the reset operation is listed as an initial value. Note that the values are different from reading results. For LPMCR/CKSCR/WDTC, there are cases where initialization is performed or not performed, depending on the types of the reset. However initial value for resets that initializes the value are listed.

■ INTERRUPT FACTORS, INTERRUPT VECTORS, INTERRUPT CONTROL REGISTER

Interrupt source	El ² OS	Interr	upt vector	Interruj reg	ot control Jister	Priority
	support	No.	Address	ICR	Address	
Reset	×	#08	FFFFDC _H			High
INT9 instruction	×	#09	FFFFD8н			▲
Exception	×	#10	FFFFD4н			
A/D converter	0	#11	FFFFD0н	ICR00	0000В0н	
Timebase timer	×	#12	FFFFCC _H	ICRUU	UUUUDUH	
DTP0 (external interrupt #0) /UART3 reception complete	0	#13	FFFFC8 _H	- ICR01 0000B1		
DTP1 (external interrupt #1) /UART4 reception complete	0	#14	FFFFC4 _H	ICRUI	UUUUBTH	
DTP2 (external interrupt #2) /UART3 transmission complete	0	#15	FFFFC0H	ICR02	0000B2н	
DTP3 (external interrupt #3) /UART4 transmission complete	0	#16	FFFFBCH	ICRUZ	0000B2H	
DTP4 to 7 (external interrupt #4 to #7)	0	#17	FFFFB8H	ICR03	0000В3н	
Output compare (ch.1) match (I/O timer)	0	#18	FFFFB4н	ICK05	000003H	
UART2 reception complete	0	#19	FFFFB0H	ICR04	0000B4н	
UART1 reception complete	0	#20	FFFFAC H	101/04	0000 D 4H	
Input capture (ch.3) include (I/O timer)	0	#21	FFFFA8 _H	ICR05	0000B5н	
Input capture (ch.2) include (I/O timer)	0	#22	FFFFA4 _H	101(05	00000038	
Input capture (ch.1) include (I/O timer)	0	#23	FFFFA0H	ICR06	0000В6н	
Input capture (ch.0) include (I/O timer)	0	#24	FFFF9CH		UUUUDUH	
8/16 bit PPG0 counter borrow	×	#25	FFFF98н	ICR07	0000 B7 н	
16 bit reload timer 2 to 0	0	#26	FFFF94н		0000071	
Clock prescaler	×	#27	FFFF90H	ICR08	0000B8н	
Output compare (ch.0) match (I/O timer)	0	#28	FFFF8CH	101/00	UUUUDOH	
UART2 transmission complete	0	#29	FFFF88 _H	ICR09	0000В9н	
PWC timer measurement complete / over flow	0	#30	FFFF84н	ICK09	0000094	
UART1 transmission complete	0	#31	FFFF80H	ICR10	0000ВАн	
16-bit free run timer (I/O timer) over flow	0	#32	FFFF7CH		UUUUDAH	
UART0 transmission complete	0	#33	FFFF78н	ICR11	0000BBн	
8/16 bit PPG1 counter borrow	×	#34	FFFF74 _H			
IEBus reception complete	0	#35	FFFF70н	ICR12	0000BCH	
IEBus transmission start	0	#37	FFFF68н	ICR13	0000BDH	
UART0 reception complete	0	#39	FFFF60H	ICR14	0000ВЕн	
Flash memory status	×	#41	FFFF58H	ICR15	0000BFн	▼
Delayed interrupt	×	#42	FFFF54H	101(10	UUUUDFH	Low

◎ : Indicates that the interrupt request flag is cleared by the El²OS interrupt clear signal (stop request present).

○ : Indicates that the interrupt request flag is cleared by the EI2OS interrupt clear signal.

 \times : Indicates that the interrupt request flag is not cleared by the EI²OS interrupt clear signal.

PERIPHERAL RESOURCES

1. I/O Ports

(1) Outline of I/O ports

When a data register serving for control output is read, the data output from it as a control output is read regardless of the value in the direction register. Note that, if a read modify write instruction (such as a bit set instruction) is used to preset output data in the data register when changing its setting from input to output, the data read is not the data register latched value but the input data from the pin.

Ports 0 to 4 and 6 to A are input/output ports which serve as inputs when the direction register value is "0" or as outputs when the value is "1".

On the MB90580C series, ports 0 to 3 also serve as external bus pins. When the device is used in external bus mode, therefore, these ports are restricted on use.

Ports 2 and 3 can be used as ports even in external bus mode depending on the setting of the corresponding function select bit.

(2) Register configuration

Port 0 data	register (PDR0)										
	bit	15	8	7	6	5	4	3	2	1	0
Address	: 000000н	(PD	R1)	P07	P06	P05	P04	P03	P02	P01	P00
	Access Initial value			(R/W) (X)							
Port 1 data	register (PDR1)										
	bit	15	14	13	12	11	10	9	8	7	0
Address	: 000001 н	P17	P16	P15	P14	P13	P12	P11	P10	(PC	R0)
	Access Initial value	(R/W) (X)									
Port 2 data	register (PDR2) bit	15		7	6	5	4	3	2	1	0
Address	: 000002H		0R3)	, P27	P26	P25	P24	P23	P22	P21	P20
	Access	L						-			
	Initial value			(R/W) (X)							
Port 3 data	register (PDR3)										
	bit	15	14	13	12	11	10	9	8	7	0
Address	: 000003н	P37	P36	P35	P34	P33	P32	P31	P30	(PD	R2)
	Access Initial value	(R/W) (X)									
Port 4 data	register (PDR4)										
		15		7	6	5	4	3	2	1	0
Address	: 000004 н	(PD	R5)	P47	P46	P45	P44	P43	P42	P41	P40
	Access Initial value			(R/W) (X)	(RW) (X)	(R/W) (X)	(R/W) (X)	(R/W) (X)	(R/W) (X)	(R/W) (X)	(R/W) (X)


(Continued)


Port 5 data	register (PDR5) bit	15	14	13	12	11	10	9	8	7	0
Address	: 000005H	P57	P56	P55	P54	P53	P52	P51	P50	· (PD	R4)
	Access Initial value		(R/W) (1)		(R/W) (1)					·`	í
Port 6 data	register (PDR6) bit	15	8	7	6	5	4	3	2	1	0
Address	: 000006н	(PD	R7)	—	—	P65	P64	P63	P62	P61	P60
	Access Initial value			(—) (—)	(—) (—)	(R/W) (X)	(R/W) (X)	(R/W) (X)	(R/W) (X)	(R/W) (X)	(R/W) (X)
Port 7 data	register (PDR7) bit	15	14	13	12	11	10	9	8	7	0
Address	: 000007н	_		_	P74	P73	P72	P71	_	(PD	R6)
	Access Initial value	(—) (—)	(—) (—)	(—) (—)	(R/W) (X)	(R/W) (X)	(R/W) (X)	(R/W) (X)	(—) (—)		'
Port 8 data	register (PDR8)	15		7	6	5	4	3	2	1	0
Address	: 000008H		R9)	, P87	P86	P85	4 P84		2 P82	P81	P80
	Access Initial value				(R/W) (X)		(R/W) (X)		_	-	
Port 9 data	register (PDR9) bit	15	14	13	12	11	10	9	8	7	0
Address	: 000009H	P97	P96	P95	P94	P93	P92	P91	P90	T) R8)
	Access Initial value		(R/W) (X)		(R/W) (X)				(R/W) (X)	J`	
Port A data	a register (PDRA)	15	Q	7	6	5	4	3	2	1	0
Address	: 00000AH	:	abled)	<i>'</i>			+		PA2	PA1	PA0
	Access Initial value			(—) (—)	(—) (—)	(—) (—)	(—) (—)	() ()		(R/W) (X)	
Port 0 dire	ction register (DDR0 bit) 15 ·····	o	7	6	5	4	3	2	1	0
Address	: 000010H	:	R1)	, D07	D06	D05	4 D04	D03	D02	D01	D00
	Access Initial value			(R/W) (0)	(R/W) (0)						

(Continued)

Port 1 dire	ction register (DDR1)										
	bit	15	14	13	12	11	10	9	8	7	0
Address	: 000011H	D17	D16	D15	D14	D13	D12	D11	D10	(DD	R0)
	Access Initial value	(R/W) (0)									
		(0)	(0)	(0)	(0)	(0)	(0)	(0)	(0)		
• Port 2 direction register (DDR2)											
		15	8	7	6	5	4	3	2	1	0
Address	: 000012н	(DD	R3)	D27	D26	D25	D24	D23	D22	D21	D20
	Access Initial value			(R/W) (0)							
				(0)	(0)	(0)	(0)	(0)	(0)	(0)	(0)
• Port 3 dire	ction register (DDR3)										
	bit	15	14	13	12	11	10	9	8	7	0
Address	: 000013н	D37	P36	P35	P34	P33	P32	P31	P30	(DD	R2)
	Access Initial value	(R/W) (0)	(R/W) (0)	. ,		. ,	. ,	(R/W) (0)	· · · ·		
		(0)	(0)	(0)	(0)	(0)	(0)	(0)	(0)		
Port 4 dire	ction register (DDR4)										
		15		7	6	5	4	3	2	1	0
Address	: 000014н	(DD	0R5)	D47	D46	D45	D44	D43	D42	D41	D40
	Access Initial value			. ,	(R/W) (0)	(R/W)		. ,	(R/W)	(R/W)	. ,
				(0)	(0)	(0)	(0)	(0)	(0)	(0)	(0)
Port 5 dire	ction register (DDR5)										
	bit	15	14	13	12	11	10	9	8	7	0
Address	: 000015H	D57	D56	D55	D54	D53	D52	D51	D50	(DD	R4)
	Access Initial value	(R/W) (0)									
		(0)	(0)	(0)	(0)	(0)	(0)	(0)	(0)		
Port 6 dire	ction register (DDR6)										
		15	8	7	6	5	4	3	2	1	0
Address	: 000016H	(DD	0R7)	—	—	D65	D64	D63	D62	D61	D60
	Access Initial value			(—) ()	(—) ()	(R/W) (0)	(R/W) (0)	(R/W) (0)	(R/W) (0)	(R/W) (0)	(R/W) (0)
				(—)	(—)	(0)	(0)	(0)	(0)	(0)	(0)
Port 7 dire	ction register (DDR7)										
	bit	15	14	13	12	11	10	9	8	7	0
Address	: 000017 _H	_			D74	D73	D72	D71	—	(DD	R6)
	Access Initial value	(—) (—)	() ()	(—) (—)	(R/W) (0)	(R/W) (0)	(R/W) (0)	(R/W) (0)	(—) (—)		
		(—)	(—)	(—)	(0)	(0)	(0)	(0)			

	ction register (DDR8)										
		15	8	7	6	5	4	3	2	1	0
Address	: 000018H	(DD	R9)	D87	D86	D85	D84	D83	D82	D81	D80
	Access Initial value			(R/W) (0)	(R/W) (0)	(R/W) (0)	(R/W) (0)	(R/W) (0)	(R/W) (0)	(R/W) (0)	(R/W) (0)
• Port 9 dire	ction register (DDR9)										
	bit	15	14	13	12	11	10	9	8	7	0
Address	: 000019н	D97	D96	D95	D94	D93	D92	D91	D90	(DD	R8)
	Access Initial value	(R/W) (0)	(R/W) (0)	(R/W) (0)	(R/W) (0)	(R/W) (0)	(R/W) (0)	(R/W) (0)	(R/W) (0)		
Port A dire	ction register (DDRA)										
		15	8	7	6	5	4	3	2	1	0
Address	: 00001AH	(OD	R4)		—	—	—		DA2	DA1	DA0
	Access Initial value			(—) (—)	(—) (—)	(—) (—)	(—) (—)	(—) (—)	(R/W) (0)	(R/W) (0)	(R/W) (0)
Port 4 outp	out pin register (ODR4)									
	bit	15	14	13	12	11	10	9	8	7	0
Address	: 00001BH	OD47	OD46	OD45		OD43		OD41	OD40	(DD	RA)
	Access Initial value	(R/W) (0)	(R/W) (0)	(R/W) (0)	(R/W) (0)	(R/W) (0)	(R/W) (0)	(R/W) (0)	(R/W) (0)		
Port 5 ana	log input enable regis	ter (AD	ER)								
	bit	15		7	6	5	4	3	2		0
			·····						2	1	0
Address	: 00001CH	[ADE7	ADE6	ADE5	ADE4	ADE3	ADE2	ADE1	ADE0
Address	: 00001C⊦ Access Initial value	[ADE6	ADE5	ADE4	ADE3	ADE2		ADE0
	Access	p regist		ADE7 (R/W) (1)	ADE6 (R/W)	ADE5 (R/W)	ADE4 (R/W)	ADE3 (R/W)	ADE2 (R/W)	ADE1 (R/W)	ADE0 (R/W)
• Port 0 inpu	Access Initial value It pull-up resistor setu bit	15	ter (RD	ADE7 (R/W) (1) R0) 7	ADE6 (R/W) (1) 6	ADE5 (R/W) (1) 5	ADE4 (R/W) (1) 4	ADE3 (R/W) (1) 3	ADE2 (R/W) (1) 2	ADE1 (R/W) (1)	ADE0 (R/W)
	Access Initial value It pull-up resistor setu bit : 00008C _H	15	ter (RD	ADE7 (R/W) (1) 0R0) 7 RD07	ADE6 (R/W) (1) 6 RD06	ADE5 (R/W) (1) 5 RD05	ADE4 (R/W) (1) 4 RD04	ADE3 (R/W) (1) 3 RD03	ADE2 (R/W) (1) 2 RD02	ADE1 (R/W) (1) 1 RD01	ADE0 (R/W) (1) 0 RD00
• Port 0 inpu	Access Initial value It pull-up resistor setu bit	15	ter (RD	ADE7 (R/W) (1) 0R0) 7 RD07	ADE6 (R/W) (1) 6 RD06	ADE5 (R/W) (1) 5 RD05	ADE4 (R/W) (1) 4 RD04	ADE3 (R/W) (1) 3 RD03	ADE2 (R/W) (1) 2 RD02	ADE1 (R/W) (1)	ADE0 (R/W) (1) 0 RD00
• Port 0 inpu Address	Access Initial value It pull-up resistor setu bit : 00008CH Access	15 ····· (RD	ter (RD 8 R1)	ADE7 (R/W) (1) PR0) 7 RD07 (R/W) (0)	ADE6 (R/W) (1) 6 RD06 (R/W)	ADE5 (R/W) (1) 5 RD05 (R/W)	ADE4 (R/W) (1) 4 RD04 (R/W)	ADE3 (R/W) (1) 3 RD03 (R/W)	ADE2 (R/W) (1) 2 RD02 (R/W)	ADE1 (R/W) (1) 1 RD01 (R/W)	ADE0 (R/W) (1) 0 RD00 (R/W)
 Port 0 inpu Address Port 1 inpu 	Access Initial value It pull-up resistor setu bit : 00008C⊦ Access Initial value It pull-up resistor setu bit	15 ····· (RD	ter (RD 8 R1)	ADE7 (R/W) (1) PR0) 7 RD07 (R/W) (0)	ADE6 (R/W) (1) 6 RD06 (R/W)	ADE5 (R/W) (1) 5 RD05 (R/W)	ADE4 (R/W) (1) 4 RD04 (R/W)	ADE3 (R/W) (1) 3 RD03 (R/W)	ADE2 (R/W) (1) 2 RD02 (R/W)	ADE1 (R/W) (1) 1 RD01 (R/W)	ADE0 (R/W) (1) 0 RD00 (R/W) (0)
• Port 0 inpu Address	Access Initial value It pull-up resistor setu bit : 00008CH Access Initial value It pull-up resistor setu bit : 00008DH	15 (RD p regist 15 RD17	ter (RD 8 R1) ter (RD 14 RD16	ADE7 (R/W) (1) PR0) 7 RD07 (R/W) (0) PR1) 13 RD15	ADE6 (R/W) (1) 6 RD06 (R/W) (0) 12 RD14	ADE5 (R/W) (1) 5 RD05 (R/W) (0) 11 RD13	ADE4 (R/W) (1) 4 RD04 (R/W) (0) 10 RD12	ADE3 (R/W) (1) 3 RD03 (R/W) (0) 9 RD11	ADE2 (R/W) (1) 2 RD02 (R/W) (0) 8 RD10	ADE1 (R/W) (1) 1 RD01 (R/W) (0)	ADE0 (R/W) (1) 0 RD00 (R/W) (0)
 Port 0 inpu Address Port 1 inpu 	Access Initial value It pull-up resistor setu bit : 00008C⊦ Access Initial value It pull-up resistor setu bit	15 (RD p regist 15 RD17	ter (RD 8 R1) ter (RD 14 RD16	ADE7 (R/W) (1) PR0) 7 RD07 (R/W) (0) PR1) 13 RD15	ADE6 (R/W) (1) 6 RD06 (R/W) (0) 12	ADE5 (R/W) (1) 5 RD05 (R/W) (0) 11 RD13	ADE4 (R/W) (1) 4 RD04 (R/W) (0) 10 RD12	ADE3 (R/W) (1) 3 RD03 (R/W) (0) 9 RD11	ADE2 (R/W) (1) 2 RD02 (R/W) (0) 8 RD10	ADE1 (R/W) (1) 1 RD01 (R/W) (0) 7	ADE0 (R/W) (1) 0 RD00 (R/W) (0)
 Port 0 inpu Address Port 1 inpu Address 	Access Initial value It pull-up resistor setu bit : 00008CH Access Initial value It pull-up resistor setu bit : 00008DH Access	15 (RD 15 RD17 (R/W) (0)	ter (RD 8 R1) ter (RD 14 RD16 (R/W) (0)	ADE7 (R/W) (1) 7 RD07 (R/W) (0) 0R1) 13 RD15 (R/W) (0)	ADE6 (R/W) (1) 6 RD06 (R/W) (0) 12 RD14 (R/W)	ADE5 (R/W) (1) 5 RD05 (R/W) (0) 11 RD13 (R/W)	ADE4 (R/W) (1) 4 RD04 (R/W) (0) 10 RD12 (R/W)	ADE3 (R/W) (1) 3 RD03 (R/W) (0) 9 RD11 (R/W)	ADE2 (R/W) (1) 2 RD02 (R/W) (0) 8 RD10 (R/W)	ADE1 (R/W) (1) 1 RD01 (R/W) (0) 7	ADE0 (R/W) (1) 0 RD00 (R/W) (0)
 Port 0 input Address Port 1 input Address Port 6 input 	Access Initial value It pull-up resistor setu bit : 00008CH Access Initial value It pull-up resistor setu bit : 00008DH Access Initial value Initial value	15 (RD 15 RD17 (R/W) (0)	ter (RD R1) ter (RD 14 RD16 (R/W) (0) ter (RD	ADE7 (R/W) (1) 7 RD07 (R/W) (0) 0R1) 13 RD15 (R/W) (0)	ADE6 (R/W) (1) 6 RD06 (R/W) (0) 12 RD14 (R/W)	ADE5 (R/W) (1) 5 RD05 (R/W) (0) 11 RD13 (R/W)	ADE4 (R/W) (1) 4 RD04 (R/W) (0) 10 RD12 (R/W)	ADE3 (R/W) (1) 3 RD03 (R/W) (0) 9 RD11 (R/W) (0) 3	ADE2 (R/W) (1) 2 RD02 (R/W) (0) 8 RD10 (R/W) (0) 2	ADE1 (R/W) (1) 1 RD01 (R/W) (0) 7	ADE0 (R/W) (1) 0 RD00 (R/W) (0)
 Port 0 inpu Address Port 1 inpu Address 	Access Initial value It pull-up resistor setu bit : 00008CH Access Initial value It pull-up resistor setu bit : 00008DH Access Initial value	15 p regist 15 RD17 (R/W) (0) p regist 15	ter (RD R1) ter (RD 14 RD16 (R/W) (0) ter (RD	ADE7 (R/W) (1) 7 RD07 (R/W) (0) 0R1) 13 RD15 (R/W) (0) 0R6)	ADE6 (R/W) (1) 6 RD06 (R/W) (0) 12 RD14 (R/W) (0)	ADE5 (R/W) (1) 5 RD05 (R/W) (0) 11 RD13 (R/W) (0) 5 RD65	ADE4 (R/W) (1) 4 RD04 (R/W) (0) 10 RD12 (R/W) (0) 4 RD64	ADE3 (R/W) (1) 3 RD03 (R/W) (0) 9 RD11 (R/W) (0) 3 RD63	ADE2 (R/W) (1) 2 RD02 (R/W) (0) 8 RD10 (R/W) (0) 2 RD62	ADE1 (R/W) (1) 1 RD01 (R/W) (0) 7	ADE0 (R/W) (1) 0 RD00 (R/W) (0) 0 R0) 0 RD60






2. Timebase Timer

The time-base timer consists of a 18-bit timer and an interval interrupt control circuit. Note that the time-base timer uses the oscillation clock regardless of the setting of the MCS bit in the CKSCR.

(1) Register configuration

• Timebase timer control register

	bit	15	14	13	12	11	10	9	8	
Address : 00	00A9н	Reserved			TBIE	TBOF	TBR	TBC1	TBC0	 TBTC
	Access	(R/W)	()	()	(R/W)	(R/W)	(W)	(R/W)	(R/W)	
	Initial value	(1)	(—)	(—)	(0)	(0)	(1)	(0)	(0)	




3. Watchdog Timer

The watchdog timer consists of a 2-bit watchdog counter using carry signals from the 18-bit time-base timer as the clock source, a control register, and a watchdog reset control section.

(1) Register configuration

• Watchdog timer control register

	bit	7	6	5	4	3	2	1	0	
Address	: 0000A8 н	PONR	STBR	WRST	ERST	SRST	WTE	WT1	WT0	WDTC
	Access Initial value	(R) (X)	(R) (X)	(R) (X)	(R) (X)	(R) (X)	(W) (1)	(W) (1)	(W) (1)	




4. Clock timer

The clock timer has the functions of a watchdog timer clock source, a subclock oscillation settling time wait timer, and of a periodically interrupt generating interval timer.

(1) Register configuration

• Clock timer control register

	ł	oit	7	6	5	4	3	2	1	0	
Address	: 0000AAн		WDCS	SCE	WTIE	WTOF	WTR	WTC2	WTC1	WTC0	WTC
	Acces	ss	(R/W)	(R)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	
	Initial valu	le	(1)	(X)	(0)	(0)	(0)	(0)	(0)	(0)	




5. External Memory Access (External Bus Pin Control Circuit)

The external bus pin control circuit controls external bus pins used to expand the address/data buses of the CPU outside.

(1) Register configuration

Automatic ready function selection register											
	bit	15	14	13	12	11	10	9	8		
Address	: 0000A5н	IOR1	IOR0	HMR1	HMR0	—		LMR1	LMR0		ARSR
	Access	(W)	(W)	(W)	(W)	()	()	(W)	(W)		
	Initial value	(0)	(0)	(1)	(1)	(—)	()	(0)	(0)		
External add	Iress output control register										
	bit	7	6	5	4	3	2	1	0		
Address	: 0000А6н	E23	E22	E21	E20	E19	E18	E17	E16		HACR
	Access	(W)									
	Initial value	(0)	(0)	(0)	(0)	(0)	(0)	(0)	(0)		
Bus control	signal selection register										
	bit	15	14	13	12	11	10	9	8		
Address	: 0000А7 н	CKE	RYE	HDE	IOBS	HMBS	WRE	LMBS	—		ECSR
	Access Initial value	(W) (0)	(—) (—)								



6. PWC Timer

The PWC (pulse width count) timer is a 16-bit multifunction up-counter with reload timer functions and inputsignal pulse-width count functions as well.

The PWC timer consists of a 16-bit counter, a input pulse divider, a divide ratio control register, a count input pin, a pulse output pin, and a 16-bit control register.

(1) Features of the PWC timer


The PWC timer has the following features:

- Timer functions
 Generates an interrupt request at set time intervals.
 Outputs pulse signals synchronized with the timer cycle.
 Selects the counter clock from among three internal clocks.
 Delage tilt execut for each order.
- Pulse-width count functions
 Counts the time between external pulse input events.
 Selects the counter clock from among three internal clocks.
 Count mode
 - H pulse width (rising edge to falling edge)/L pulse width (falling edge to rising edge)
 Rising-edge cycle (rising edge to falling edge)/Falling-edge cycle (falling edge to rising edge)
 - •Count between edges (rising or falling edge to falling or rising edge)
 - Capable of counting cycles by dividing input pulses by 2², 2⁴, 2⁶, 2⁸ using an 8-bit input divider. Generates an interrupt request upon the completion of count operation.

Selects single or consecutive count operation.

(2) Register configuration

 PWC control status regist 	er Upper									
	bit	15	14	13	12	11	10	9	8	
Address : 000055н		STRT	STOP	EDIR	EDIE	OVIR	OVIE	ERR	POUT	PWCSR upper
	Access	(R/W)	(R/W)	(R)	(R/W)	(R/W)	(R/W)	(R)	(R/W)	
Initi	al value	(0)	(0)	(0)	(0)	(0)	(0)	(0)	(0)	
 PWC control status regist 	er Lower									
0	bit	7	6	5	4	3	2	1	0	
Address : 000054H		CKS1	CKS0	Reserved	Reserved	S/C	MOD2	MOD1	MOD0	PWCSR lower
	Access	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	
Initi	al value	(0)	(0)	(0)	(0)	(0)	(0)	(0)	(0)	
PWC data buffer register	Upper									
	bit	15	14	13	12	11	10	9	8	
Address : 000057н										PWCR upper
	Access	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	
Initi	al value	(X)	(X)	(X)	(X)	(X)	(X)	(X)	(X)	
PWC data buffer register	Lower									
	bit	7	6	5	4	3	2	1	0	
Address : 000056н										PWCR lower
	Access	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	
Initi	al value	(X)	(X)	(X)	(X)	(X)	(X)	(X)	(X)	
 Divide ratio control registe 	٥r									
	bit	7	6	5	4	3	2	1	0	
Address : 000058H								DIV1	DIV0	DIVR
	Access	()	(—)	(—)	(—)	()	(—)	(R/W)	(R/W)	
Initi	al value	(—)	()	(—)	()	()	(—)	(0)	(0)	
PWC noise filter register										
	bit	7	6	5	4	3	2	1	0	
Address : 000086н							SW1	SW0	EN	RNCR
	Access	(—)	(—)	(—)	(—)	()	(R/W)	(R/W)	(R/W)	
Initi	al value	(—)	(—)	(—)	()	(—)	(0)	(0)	(0)	
		(—) (—)	(—) (—)	(—) (—)	(—) (—)	(—) (—)	(R/W)	(R/W)	(R/W)	



7. 16-bit I/O timer

The 16-bit I/O timer module consists of one 16-bit free run timer, four input capture circuits, and two output comparators. This module allows two independent waveforms to be output on the basis of the 16-bit free run timer. Input pulse width and external clock periods can, therefore, be measured.

(1) 16-bit free-run timer (1 channel)

The 16-bit free run timer consists of a 16-bit up-counter, a control register, and a prescaler. The value output from this timer/counter is used as the base time for the input capture and output compare modules.

Counter operation clock (Selectable from among the following four)

Four internal clock cycles: $\varphi/4,\,\varphi/16,\,\varphi/64,\,\varphi/256$

- Interrupts

An interrupt can be generated when the 16-bit free-run timer causes a counter overflow or by compare/match operation with compare register 0. (The compare/match operation requires the mode setting).

• Counter value

An interrupt can be generated when the 16-bit free-run timer causes a counter overflow or when a match with compare register 0 occurs (The compare/match function can be used by the appropriate mode setting).

Initialization

The counter value can be initialized to " 0000_{H} " at a reset, soft clear operation, or a match with compare register 0.

(2) Output compare module (2 channels)

The output compare module consists of two 16-bit compare registers, compare output latches, and control registers. When the 16-bit free-run timer value matches the compare register value, this module generates an interrupt while inverting the output level.

- Two compare registers can operate independently. Output pin and interrupt flag for each compare register
- A pair of compare registers can be used to control the output pin.

Two compare registers can be used to invert the output pin polarity.

- The initial value for each output pin can be set.
- An interrupt can be generated by compare/match operation.

(3) Input capture module (4 channels)


The input capture module consists of capture registers and control registers respectively associated with four independent external input pins. This module can hold the 16-bit free run timer value in the capture register. In addition, it can detect an arbitrary edge of the signal input from each external input pin to generate an interrupt.

- The external input signal edge to be detected can be selected. One or both of the rising and falling edges can be selected.
- Four input capture channels can operate independently.
- An interrupt can be generated at a valid edge of the external input signal. The extended intelligent I/O service can be activated by the interrupt by the input capture module.

(4) Register configuration

 Timer data register (upper) 		
bit	<u>15 14 13 12 11 10 9 8</u>	
Address : 00006DH	T15 T14 T13 T12 T11 T10 T09 T08	TCDTH
Access	(R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W)	
Initial value	(0) (0) (0) (0) (0) (0) (0) (0)	
 Timer data register (lower) 		
bit	7 6 5 4 3 2 1 0	
Address : 00006Сн	T07 T06 T05 T04 T03 T02 T01 T00	TCDTL
Access	(R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W)	-
Initial value	(0) (0) (0) (0) (0) (0) (0) (0)	
Timer control status register		
bit	$\frac{7 \ 6 \ 5 \ 4 \ 3 \ 2 \ 1 \ 0}{R^{e}}$	
Address : 00006EH	served IVF IVFE STOP MODE CLR CLK1 CLK0	TCCS
Access	(—) (R/W)(R/W)(R/W)(R/W)(R/W)(R/W)	
Initial value	(0) (0) (0) (0) (0) (0) (0)	
Compare register (upper)		
bit	15 14 13 12 11 10 9 8	
Address : ch0 00005Вн : ch1 00005Dн	C15 C14 C13 C12 C11 C10 C09 C08	OCCP0 OCCP1
Access	L	UCCFI
Initial value	(X) (X) (X) (X) (X) (X) (X) (X) (X)	
Compare register (lower)	7 0 5 4 0 0 4 0	
bit		
Address : ch0 00005AH		OCCP0
: ch1 00005Сн	C07 C06 C05 C04 C03 C02 C01 C00	OCCP1
Access	(R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W)	
Initial value	(X) (X) (X) (X) (X) (X) (X) (X)	
Compare control status register 1		
 Compare control status register 1 bit 	15 14 13 12 11 10 9 8	
Address : ch1 00005FH		OCS1
Access	() () (R/W) (R/W) (R/W) (R/W)	0001
Initial value	(-) $(-)$ $(-)$ (0) (0) (0) (0) (0)	
Compare control status register 0		
bit		
Address : ch0 00005EH	ICP1 ICP0 ICE1 ICE0 — CST1 CST0	OCS0
Access	(R/W) (R/W) (R/W) (R/W) (—) (—) (R/W) (R/W)	
Initial value	(0) (0) (0) (0) $()$ $()$ (0) (0)	


 Input captur Address 	e register (upper) bit : ch0 000061н : ch1 000063н : ch2 000065н : ch3 000067н Access Initial value	15 14 13 12 11 10 9 8 CP15 CP14 CP13 CP12 CP11 CP10 CP09 CP08 (R) (R) (R) (R) (R) (R) (R) (R) (R) (X) (X) (X) (X) (X) (X) (X) (X)	IPCP0 upper IPCP1 upper IPCP2 upper IPCP3 upper
 Input captur 	e register (lower)	7 6 5 4 3 2 1 0	
Address	bit : ch0 000060н : ch1 000062н : ch2 000064н : ch3 000066н Access Initial value	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	IPCP0 lower IPCP1 lower IPCP2 lower IPCP3 lower
 Input capture 	e control status register		
Address	bit : 000068⊦ Access Initial value	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	ICS01
 Input capture 	e control status register		
Address	bit _ : 00006Aн	7 6 5 4 3 2 1 0 ICP3 ICP2 ICE3 ICE2 EG31 EG30 EG21 EG20	ICS23
	Access Initial value	(R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (0) (0) (0) (0) (0) (0) (0) (0)	




8. 16-bit Reload Timer

The 16-bit reload timer has three channels, each of which consists of a 16-bit down counter, a 16-bit reload register, an input pin (TIN), an output pin (TOT), and a control register. The input clock can be selected from among three internal clocks and one external clock.

(1) Register configuration





9. 8/16-bit PPG

8/16-bit PPG is an 8/16-bit reload timer module. The block performs PPG output in which the pulse output is controlled by the operation of the timer.

The hardware consists of two 8-bit down-counters, four 8-bit reload registers, one 16-bit control register, two external pulse output pins, and two interrupt outputs. The PPG has the following functions.

- 8-bit PPG output in two channels independent operation mode: Two independent PPG output channels are available.
- 16-bit PPG output operation mode : One 16-bit PPG output channel is available.
- 8 + 8-bit PPG output operation mode :

Variable-period 8-bit PPG output operation is available by using the output of channel 0 as the clock input to channel 1.

• PPG output operation :

Outputs pulse waveforms with variable period and duty ratio. Can be used as a D/A converter in conjunction with an external circuit.


(1) Register configuration

 PPG0 operating mod 	de control	register
--	------------	----------


	bit	7	6	5	4	3	2	1	0	
Address	: ch0 0000044н	PEN0		POE0	PIE0	PUF0	—		Re- served	PPGC0
	Access	(R/W)	()	(R/W)	(R/W)	(R/W)	()	()	(R/W)	
	Initial value	(0)	(X)	(0)	(0)	(0)	(X)	(X)	(1)	
 PPG1 opera 	ting mode control registe			40	4.0		4.0	•	<u>^</u>	
	bit	15	14	13	12	11	10	9	8	
Address	: ch1 0000045н	PEN1	—	POE1	PIE1	PUF1	MD1 I	MD0	Re- served	PPGC1
	Access	(R/W)	()	(R/W) ((R/W)	(R/W) (R/W) ((R/W)	
	Initial value	(0)	(X)	`(0)´`	(0)	໌(0)	(0)	(0)	(1)	
 PPG0 and 1 	output control registers	-	~	_		•	•		<u>^</u>	
	bit	7	6	5	4	3	2	1 Re-	0	
Address	: ch0, 1 0000046н	PCS2	PCS1	I PCS0	PCM2	PCM1	PCM0	Re- served	Re- served	PPGOE
	Access	(R/W)	(R/W)) (R/W)	(R/W)	(R/W)	(R/W)		(R/W)	
	Initial value	(0)	(0)	(0)	(0)	(0)	(0)	(0)	(0)	
• Delead read	ator Ll									
 Reload regis 	bit	15	14	13	12	11	10	9	8	
	DIL		14		12		10	9		
Address	: ch0 000041н		ŕ						<u> </u>	PRLH0
/ 441000	: ch1 000043н									PRLH1
		(R/W) (R/	W) (R	/W) (R/	W) (R/	/W) (R/	W) (R/	W) (R/	W)	
	Initial value	(X) (X			, ,	, ,	X) (X	, ,	X) ́	
		., .	, ,		, ,	, ,	, ,	, ,	,	
 Reload regis 										
	bit	7	6	5	4	3	2	1	0	
A status a s			<u> </u>	<u>, ,</u>	<u>í</u>	· _ ·	<u>´ _ `</u>	<u> </u>		
Address	: ch0 000040H									PRLL0
	: ch1 000042н Access	(R/W) (F		D/\\/\ /[>/\\/\	2////	PRLL1
	Initial value	. , .	(X)	(X) (I	(X)	(X) (r	, ,	(X)	(X)	
		$\langle \mathcal{N} \rangle$	(1)	$\langle \gamma \rangle$	$\langle \mathcal{N} \rangle$	(//)	(1)	(7)	(7)	

(2) Block Diagram

• Block diagram (8 bit PPG (ch.0))



• Block Diagram (8/16 bit PPG (ch.1))




10. DTP/External Interrupts

The DTP (Data Transfer Peripheral) is a peripheral block that interfaces external peripherals to the F²MC-16LX CPU. The DTP receives DMA and interrupt processing requests from external peripherals and passes the requests to the F²MC-16LX CPU to activate the intelligent I/O service or interrupt processing. Two request levels ("H" and "L") are provided for the intelligent I/O service. For external interrupt requests, generation of interrupts on a rising or falling edge as well as on "H" and "L" levels can be selected, giving a total of four types.

(1) Register configuration

 Interrupt/DT 	P enable register									
	bit	7	6	5	4	3	2	1	0	
Address	: 0000030н	EN7	EN6	EN5	EN4	EN3	EN2	EN1	EN0	ENIR
	Access	(R/W) (R/W) (R/W) (R/W) (R/W) (R/W)	(R/W)) (R/W))
	Initial value	(0)	(0)	(0)	(0)	(0)	(0)	(0)	(0)	
 Interrupt/DT 	P source register									
	bit	15	14	13	12	11	10	9	8	
Address	: 0000031 н	ER7	ER6	ER5	ER4	ER3	ER2	ER1	ER0	EIRR
	Access	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W) ((R/W) ((R/W)	
	Initial value	(X)	(X)	(X)	(X)	(X)	(X)	(X)	(X)	
Request leve	el setting register (lower)									
	bit	7	6	5	4	3	2	1	0	
Address	: 0000032н	LB3	LA3	LB2	LA2	LB1	LA1	LB0	LA0	ELVR lower
	Access	(R/W)) (R/W)) (R/W)) (R/W) (R/W) (R/W)) (R/W)) (R/W))
	Initial value	(0)	(0)	(0)	(0)	(0)	(0)	(0)	(0)	
Request leve	el setting register (upper)									
	bit	15	14	13	12	11	10	9	8	
Address	: 0000033н	LB7	LA7	LB6	LA6	LB5	LA5	LB4	LA4	ELVR upper
	Access	(R/W)	(R/W)	· /	• •	(R/W)	(R/W) ((R/W)	• •	
	Initial value	(0)	(0)	(0)	(0)	(0)	(0)	(0)	(0)	





11. Delayed Interrupt Generation Module

The delayed interrupt generation module is used to generate the task switching interrupt. Interrupt requests to the F²MC-16LX CPU can be generated and cleared by software using this module.

(1) Register configuration

The DIRR register controls generation and clearing of delayed interrupt requests. Writing "1" to the register generates a delayed interrupt request. Writing "0" to the register clears the delayed interrupt request. The register is set to the interrupt cleared state by a reset. Either "0" or "1" can be written to the reserved bits. However, considering possible future extensions, it is recommended that the set bit and clear bit instructions are used for register access.





12. A/D Converter

The A/D converter converts analog input voltages to digital values. The A/D converter has the following features.

- Conversion time: Minimum of 34.7 μs per channel (for a 12 MHz machine clock)
- Uses RC-type successive approximation conversion with a sample and hold circuit.
- 8/10-bit resolution
- Eight program-selectable analog input channels

Single conversion mode: Selectively convert one channel.


Scan conversion mode: Continuously convert multiple channels. Maximum of 8 program selectable channels. Continuous conversion mode : Repeatedly convert specified channels.

Stop conversion mode: Convert one channel then halt until the next activation. (Enables synchronization of the conversion start timing.)

- An A/D conversion completion interrupt request.
 An A/D conversion completion interrupt request to the CPU can be generated on the completion of A/D conversion. This interrupt can activate EI²OS to transfer the result of A/D conversion to memory and is suitable for continuous operation.
- Activation by software, external trigger (falling edge), or timer (rising edge) can be selected.

(1) Register configuration

 Control state 	us register (upper)									
	bit	15	14	13	12	11	10	9	8	
Address	: 000037 н	BUSY	INT	INTE	PAUS	STS1	STS0	STRT	Re- served	ADCS2
	Access	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)		()	
	Initial value	(0)	(0)	(0)	(0)	(0)	(0)	(0)	(0)	
Control state	us register (lower)									
	bit	7	6	5	4	3	2	1	0	
Address	: 000036н	MD1	MDC) ANS	2 ANS	1 ANS	ANE2	2 ANE	1 ANE0	ADCS1
	Access	(R/W)) (R/W	') (R/W	') (R/W	') (R/W) (R/W) (R/W) (R/W)	
	Initial value	(0)	(0)	(0)	(0)	(0)	(0)	(0)	(0)	
Data registe	er (upper)									
	bit	15	14	13	12	11	10	9	8	
Address	: 000039 н	SELB	ST1	ST0	CT1	CT0	—	D9	D8	ADCR2
	Access	(W)	(W)	(W)	(W)	(W)	(—)	(R)	(R)	
	Initial value	(0)	(0)	(0)	(0)	(1)	()	(X)	(X)	
 Data registe 	er (lower)									
-	bit	7	6	5	4	3	2	1	0	
Address	: 000038н	D7	D6	D5	D4	D3	D2	D1	D0	ADCR1
	Access	(R)	(R)	(R)	• • •	(R)	(R)	(R)	(R)	
	Initial value	(X)	(X)	(X)	(X)	(X)	(X)	(X)	(X)	




13. D/A Converter

D/A converter is an R-2R type D/A converter with 8-bit resolution. The device contains two D/A converters. The D/A control register controls the output of the two D/A converters independently.

(1) Register configuration

 D/A converted 	er data register 1									
	bit	15	14	13	12	11	10	9	8	
Address	: 00003Вн	DA17	DA16	DA15	DA14	DA13	DA12	DA11	DA10	DAT1
	Access	(R/W)								
	Initial value	(0)	(0)	(0)	(0)	(0)	(0)	(0)	(0) [´]	
 D/A converte 	er data register 0									
	bit		6	5	4	3	2	1	0	
Address	: 00003Ан	DA07	DA06	DA05	DA04	DA03	DA02	DA01	DA00	DAT0
	Access	(R/W)								
	Initial value	(0)	(0)	(0)	(0)	(0)	(0)	(0)	(0)	
D/A control	register 1									
	bit	15	14	13	12	11	10	9	8	
Address	: 00003Dн	—							DAE1	DACR1
	Access	()	()	()	(—)	(—)	(—)	()	(R/W)	
	Initial value	(—)	(—)	(—)	(—)	()́	(—)	(—)	` (0) ´	
 D/A control 	register 0									
	bit	7	6	5	4	3	2	1	0	
Address	: 00003Cн	—		—	—		—	—	DAE0	DACR0
	Access	()	()	()	()	(—)	()	()	(R/W)	
	Initial value	(—)	(—)	(—)	(—)	(—)	(—)	(—)	(0) [´]	



14. Communication Prescaler

The register (clock division control register) of the communication prescaler controls division of the machine clock frequency. It is designed to provide a fixed baud rate for a variety of machine clock frequencies depending on the user setting.

The output from the communication prescaler is used by the UARTs.

(1) Register configuration

Clock division control registers 0 to 4

		bit	15	14	13	12	11	10	9	8		
Address :			MD				DIV3	DIV2	DIV1	DIV0		CDCR0
	00002Ен 000034н 000087н 00008Fн	Access Initial value	(R/W) (0)	() ()	() ()	() ()	(R/W) (1)	(R/W) (1)	(R/W) (1)	(R/W) (1)	_	CDCR1 CDCR2 CDCR3 CDCR4

15. UART

The UART is a serial I/O port for asynchronous (start-stop) communication or clock-synchronous communication.

The UART has the following features:


- Full-duplex double buffering
- Capable of asynchronous (start-stop) and CLK-synchronous communications
- Support for the multiprocessor mode
- Dedicated baud rate generator integratedBaud rate

Operation	Baud rate
Asynchronous	31250/9615/4808/2404/1202 bps
CLK synchronous	2 M/1 M/500 K/250 K/125 K/62.5 Kbps

- * : Assuming internal machine clock frequencies of 6, 8, 10, 12, and 16 MHz
- Capable of setting an arbitrary baud rate using an external clock
- Error detection functions (parity, framing, overrun)
- HRz sign transfer signal

(1) Register configuration

Serial m	ode register 0) to 4									
Address	: 0000020н	bit	7	6	5	4	3	2	1	0	SMR0
	0000024н		MD1	MD0	CS2	CS1	CS0	Re-	SCKE	SOE	SMR1
	000028н	A) (R/W)				served			SMR2
	0000082н	Access	•	, , ,	` '	```	` '	` '	` '	` '	SMR3
	0000088 _н I	Initial value	(0)	(0)	(0)	(0)	(0)	(0)	(0)	(0)	SMR4
Serial co	ontrol register	0 to 4									
	: 0000021н	bit	15	14	13	12	11	10	9	8	SCR0
	000025н		PEN	Р	SBL	CL	A/D	REC	RXE	TXE	SCR1
	000029н	Access		(R/W) (SCR2
	000083н		. ,	. , ,	, , ,	. ,			. , .	,	SCR3
	0000089н I	Initial value	(0)	(0)	(0)	(0)	(0)	(1)	(0)	(0)	SCR4
 Serial inj 	put register 0	to 4/serial out					-	-			
		bit	7	6	5	4	3	2	1	0	(read) (write)
Address	: 0000022н		D7	D6	D5	D4	D3	D2	D1	D0	SIDR0 SODR0
	0000026н	Access	(R/W	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	SIDR1 SODR1
	000002Ан 0000084н	Initial value	(X)	ົ (X)໌	(X)	(X)	(X)	(X)	(X)	(X)	SIDR2 SODR2 SIDR3 SODR3
	0000084н 000008Ан										SIDR3 SODR3 SIDR4 SODR4
	00000AH										31DR4 30DR4
 Serial state 	atus register (0 to 4									
Address	: 0000023н	bit	15	14	13	12	11	10	9	8	SSR0
	0000027н		PE	ORE	FRE F		TDRF		RIE	TIE	SSR1
	000002Вн	Access		(R/W) (R/W)	SSR2
	0000085н		```	```		· ·	,	(—) (· · · ·	,	SSR3
	000008Bн	initial value	(0)	(0)	(0)	(0)	(1)	(—)	(0)	(0)	SSR4



16. IEBus[™] Controller

The IEBus[™] (Inter-Equipment Bus) is a small-scale, two-wire serial bus interface designed for data transfer between pieces of equipment.

This interface is applicable, for example, as a bus interface for controlling vehicle-mounted devices.

IEBus[™] has the following features:

- Multitasking
 - Any of the units connected to the IEBus[™] can transmit data to another one.
- Broadcast function (Communication from one unit to multiple units) Group broadcast : Broadcast to a group of units All-unit broadcast : Broadcast to all units
- Three modes can be selected for different transmission speeds.

	IEBus™ internal frequency							
	6 MHz	6.29 MHz						
Mode 0	About 3.9 Kbps	About 4.1 Kbps						
Mode 1	About 17 Kbps	About 18 Kbps						
Mode 2	About 26 Kbps	About 27 Kbps						

- Data buffer for transmission 8-byte FIFO buffer
- Data buffer for reception
 8-byte FIFO buffer
- CPU internal operating frequency (12 MHz, 12.58 MHz)
- Frequency tolerance In mode 0 or 1 : ±1.5% In mode 2 : ±0.5%


(1) Register configuration

	bit	15	14	13	12	11	10	9	8			
Address	: 000071 н	Reserved	Reserved	Reserved	Reserved	MA11	MA10	MA09	MA08	MAWH		
	Access	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)			
	Initial value	(X)	(X)	(X)	(X)	(X)	(X)	(X)	(X)			
Local-office address setting register L												
	bit	7	6	5	4	3	2	1	0			
Address	: 000070н	MA07	MA06	MA05	MA04	MA03	MA02	MA01	MA00	MAWL		
	Access	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)			
	Initial value	(X)	(X)	(X)	(X)	(X)	(X)	(X)	(X)			
Slave addre	ss setting register H											
	bit	15	14	13	12	11	10	9	8			
Address	: 000073н	Reserved	Reserved	Reserved	Reserved	SA11	SA10	SA09	SA08	SAWH		
	Access	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)			
	Initial value	(X)	(X)	(X)	(X)	(X)	(X)	(X)	(X)			

 Slave addre 	ess setting register L	7	6	5	Λ	2	2	1	0		
Address	bit : 000072н	7 SA07	6 SA06		4 SA04	3 SA03		1 SA01	0 SA00	SAWL	
/ 1001000	Access			(R/W)					(R/W)	0, (II L	
	Initial value	(X)	(X)	(X)	`(X)	(X)	(X)	(X)	(X)		
Broadcast control bit setting register											
	bit	15	14	13	12	11	10	9	8		
Address	: 000075 н	DO3	DO2	DO1	DO0	C3	C2	C1	C0	DCWR	
	Access	(R/W)	. ,	· · ·	(R/W)	· · ·	(R/W)	` '	(R/W)		
	Initial value	(0)	(0)	(0)	(0)	(0)	(0)	(0)	(0)		
 Broadcast c 	control bit read register										
	bit	15	14	13	12	11	10	9	8		
Address	: 00007Fн	DO3	DO2	DO1	DO0	C3	C2	C1	C0	DCRR	
	Access Initial value	(R) (0)	(R) (0)	(R) (0)	(R) (X)	(R) (X)	(R) (X)	(R) (X)	(R) (X)		
		(0)	(0)	(0)	(,,)	(,,,	(,,)	(, , ,	(1)		
 Message let 	ngth bit setting register bit	7	6	5	4	3	2	1	0		
Address	: 000074 _H	, DE7	DE6	DE5	DE4	DE3	DE2	DE1	DE0	DEWR	
	Access	(R/W)			(R/W)		(R/W)	(R/W)	(R/W)		
	Initial value	`(0) ́	`(0)´	`(0)´	`(0)´	`(0)´	`(0)´	`(0)´	`(0)		
 Message lei 	ngth bit read register										
• Message le	ngth bit read register bit	7	6	5	4	3	2	1	0		
Message le		7 DE7	6 DE6	5 DE5	4 DE4	3 DE3	2 DE2	1 DE1	0 DE0	DERR	
-	bit : 00007E _H Access	DE7 (R)	DE6 (R)	DE5 (R)	DE4 (R)	DE3 (R)	DE2 (R)	DE1 (R)	DE0 (R)	DERR	
-	bit : 00007E _H	DE7	DE6	DE5	DE4	DE3	DE2	DE1	DE0	DERR	
-	bit : 00007E _H Access Initial value egister H	DE7 (R) (X)	DE6 (R) (X)	DE5 (R) (X)	DE4 (R) (X)	DE3 (R) (X)	DE2 (R) (X)	DE1 (R) (X)	DE0 (R) (X)	DERR	
Address • Command r	bit : 00007E _H Access Initial value register H bit	DE7 (R) (X) 15	DE6 (R) (X) 14	DE5 (R) (X) 13	DE4 (R) (X) 12	DE3 (R) (X) 11	DE2 (R) (X) 10	DE1 (R) (X) 9	DE0 (R) (X) 8		
Address	bit : 00007Eн Access Initial value egister H bit : 000077н	DE7 (R) (X) 15 MD1	DE6 (R) (X) 14 MD0	DE5 (R) (X) 13 PCOM	DE4 (R) (X) 12 RIE	DE3 (R) (X) 11 TIE	DE2 (R) (X) 10 GOTM	DE1 (R) (X) 9 GOTS	DE0 (R) (X) 8 Reserved	DERR	
Address • Command r	bit : 00007E _H Access Initial value register H bit : 000077 _H Access	DE7 (R) (X) 15 MD1 (R/W)	DE6 (R) (X) 14 MD0 (R/W)	DE5 (R) (X) 13 PCOM (R/W)	DE4 (R) (X) 12 RIE (R/W)	DE3 (R) (X) 11 TIE (R/W)	DE2 (R) (X) 10 GOTM (R/W)	DE1 (R) (X) 9 GOTS (R/W)	DE0 (R) (X) 8 Reserved (R/W)		
Address • Command r Address	bit : 00007E _H Access Initial value egister H : 000077 _H Access Initial value	DE7 (R) (X) 15 MD1	DE6 (R) (X) 14 MD0	DE5 (R) (X) 13 PCOM	DE4 (R) (X) 12 RIE	DE3 (R) (X) 11 TIE	DE2 (R) (X) 10 GOTM	DE1 (R) (X) 9 GOTS	DE0 (R) (X) 8 Reserved		
Address • Command r	bit : 00007E _H Access Initial value register H : 000077 _H Access Initial value egister L	DE7 (R) (X) 15 MD1 (R/W) (0)	DE6 (R) (X) 14 MD0 (R/W) (0)	DE5 (R) (X) 13 PCOM (R/W) (0)	DE4 (R) (X) 12 RIE (R/W) (0)	DE3 (R) (X) 11 TIE (R/W) (0)	DE2 (R) (X) 10 GOTM (R/W) (0)	DE1 (R) (X) 9 GOTS (R/W) (0)	DE0 (R) (X) 8 Reserved (R/W) (X)		
Address • Command r Address • Command r	bit : 00007E _H Access Initial value egister H : 000077 _H Access Initial value egister L bit	DE7 (R) (X) 15 MD1 (R/W) (0) 7	DE6 (R) (X) 14 MD0 (R/W) (0) 6	DE5 (R) (X) 13 PCOM (R/W) (0) 5	DE4 (R) (X) 12 RIE (R/W) (0) 4	DE3 (R) (X) 11 TIE (R/W) (0) 3	DE2 (R) (X) 10 GOTM (R/W) (0) 2	DE1 (R) (X) 9 GOTS (R/W) (0) 1	DE0 (R) (X) 8 Reserved (R/W) (X) 0	CMRH	
Address • Command r Address	bit : 00007Eн Access Initial value register H : 000077н Access Initial value egister L bit : 000076н	DE7 (R) (X) 15 MD1 (R/W) (0) 7 RXS	DE6 (R) (X) 14 MD0 (R/W) (0) 6 TXS	DE5 (R) (X) 13 PCOM (R/W) (0) 5 TIT1	DE4 (R) (X) 12 RIE (R/W) (0) 4 TIT0	DE3 (R) (X) 11 TIE (R/W) (0) 3 CS1	DE2 (R) (X) 10 GOTM (R/W) (0) 2 CS0	DE1 (R) (X) 9 GOTS (R/W) (0) 1 RDBC	DE0 (R) (X) 8 Reserved (R/W) (X) 0 WDBC		
Address • Command r Address • Command r	bit : 00007E _H Access Initial value egister H : 000077 _H Access Initial value egister L bit	DE7 (R) (X) 15 MD1 (R/W) (0) 7 RXS	DE6 (R) (X) 14 MD0 (R/W) (0) 6 TXS	DE5 (R) (X) 13 PCOM (R/W) (0) 5	DE4 (R) (X) 12 RIE (R/W) (0) 4 TIT0	DE3 (R) (X) 11 TIE (R/W) (0) 3 CS1	DE2 (R) (X) 10 GOTM (R/W) (0) 2 CS0	DE1 (R) (X) 9 GOTS (R/W) (0) 1 RDBC	DE0 (R) (X) 8 Reserved (R/W) (X) 0	CMRH	
Address • Command r Address • Command r Address	bit : 00007E _H Access Initial value egister H : 000077 _H Access Initial value egister L bit : 000076 _H Access Initial value	DE7 (R) (X) 15 MD1 (R/W) (0) 7 RXS (R/W)	DE6 (R) (X) 14 MD0 (R/W) (0) 6 TXS (R/W)	DE5 (R) (X) 13 PCOM (R/W) (0) 5 TIT1 (R/W)	DE4 (R) (X) 12 RIE (R/W) (0) 4 TIT0 (R/W)	DE3 (R) (X) 11 TIE (R/W) (0) 3 CS1 (R/W)	DE2 (R) (X) 10 GOTM (R/W) (0) 2 CS0 (R/W)	DE1 (R) (X) 9 GOTS (R/W) (0) 1 RDBC (R/W)	DE0 (R) (X) 8 Reserved (R/W) (X) 0 WDBC (R/W)	CMRH	
Address • Command r Address • Command r	bit : 00007E _H Access Initial value egister H : 000077 _H Access Initial value egister L bit : 000076 _H Access Initial value	DE7 (R) (X) 15 MD1 (R/W) (0) 7 RXS (R/W)	DE6 (R) (X) 14 MD0 (R/W) (0) 6 TXS (R/W)	DE5 (R) (X) 13 PCOM (R/W) (0) 5 TIT1 (R/W)	DE4 (R) (X) 12 RIE (R/W) (0) 4 TIT0 (R/W)	DE3 (R) (X) 11 TIE (R/W) (0) 3 CS1 (R/W)	DE2 (R) (X) 10 GOTM (R/W) (0) 2 CS0 (R/W)	DE1 (R) (X) 9 GOTS (R/W) (0) 1 RDBC (R/W)	DE0 (R) (X) 8 Reserved (R/W) (X) 0 WDBC (R/W)	CMRH	
Address • Command r Address • Command r Address	bit : 00007E _H Access Initial value register H : 000077 _H Access Initial value register L bit : 000076 _H Access Initial value	DE7 (R) (X) 15 MD1 (R/W) (0) 7 RXS (R/W) (1)	DE6 (R) (X) 14 MD0 (R/W) (0) 6 TXS (R/W) (1)	DE5 (R) (X) 13 PCOM (R/W) (0) 5 TIT1 (R/W) (0)	DE4 (R) (X) 12 RIE (R/W) (0) 4 TIT0 (R/W) (0)	DE3 (R) (X) 11 TIE (R/W) (0) 3 CS1 (R/W) (0)	DE2 (R) (X) 10 GOTM (R/W) (0) 2 CS0 (R/W) (0)	DE1 (R) (X) 9 GOTS (R/W) (0) 1 RDBC (R/W) (0)	DE0 (R) (X) 8 Reserved (R/W) (X) 0 WDBC (R/W) (0)	CMRH	
Address	bit : 00007E _H Access Initial value register H bit : 000077 _H Access Initial value register L bit : 000076 _H Access Initial value	DE7 (R) (X) 15 MD1 (R/W) (0) 7 RXS (R/W) (1) 15	DE6 (R) (X) 14 MD0 (R/W) (0) 6 TXS (R/W) (1) 14	DE5 (R) (X) 13 PCOM (R/W) (0) 5 TIT1 (R/W) (0) 13	DE4 (R) (X) 12 RIE (R/W) (0) 4 TIT0 (R/W) (0) 12	DE3 (R) (X) 11 TIE (R/W) (0) 3 CS1 (R/W) (0) 11	DE2 (R) (X) 10 GOTM (R/W) (0) 2 CS0 (R/W) (0) 10	DE1 (R) (X) 9 GOTS (R/W) (0) 1 RDBC (R/W) (0) 9	DE0 (R) (X) 8 Reserved (R/W) (X) 0 WDBC (R/W) (0) 8	CMRH	

, 0.1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-	4 I											
 Status regis 	ter L bit	7	6	5	4	3	2	1	0			
Address	: 000078н	WDBF	RDBF	WDBE	RDBE	ST3	ST2	ST1	ST0	STRL		
	Access	(R)	(R)	(R)	(R)	(R)	(R)	(R)	(R)			
	Initial value	(0)	(0)	(1)	(1)	(X)	(X)	(X)	(X)			
Lock read register H												
	bit	15	14	13	12	11	10	9	8			
Address	: 00007Bн	r	1	Reserved		LD11	LD10	LD09	LD08	LRRH		
	Access	(R)	(R)	(R)	(R/W)	(R)	(R)	(R)	(R)			
	Initial value	(1)	(1)	(1)	(0)	(X)	(X)	(X)	(X)			
 Lock read re 	agister l											
LOOKTOUUT	bit	7	6	5	4	3	2	1	0			
Address	: 00007Ан	LD07	LD06	LD05	LD04	LD03	LD02	LD01	LD00	LRRL		
	Access	(R)	(R)	(R)	(R)	(R)	(R)	(R)	(R)			
	Initial value	(X)	(X)	(X)	(X)	(X)	(X)	(X)	(X)			
Master address read register H												
	bit	15	14	13	12	11	10	9	8			
Address	: 00007Dн	Reserved	Reserved	Reserved	Reserved	MA11	MA10	MA09	MA08	MARH		
	Access	(R)	(R)	(R)	(R)	(R)	(R)	(R)	(R)			
	Initial value	(1)	(1)	(1)	(1)	(X)	(X)	(X)	(X)			
 Master addr 	ess read register L											
	bit	7	6	5	4	3	2	1	0			
Address	: 00007Сн	MA07	MA06	MA05	MA04	MA03	MA02	MA01	MA00	MARL		
	Access	(R)	(R)	(R)	(R)	(R)	(R)	(R)	(R)			
	Initial value	(X)	(X)	(X)	(X)	(X)	(X)	(X)	(X)			
Read data b	ouffer											
	bit	15	14	13	12	11	10	9	8			
Address	: 000081н	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0	RDB		
	Access	(R)	(R)	(R)	(R)	(R)	(R)	(R)	(R)			
	Initial value	(X)	(X)	(X)	(X)	(X)	(X)	(X)	(X)			
 Write data b 	ouffer											
	bit	7	6	5	4	3	2	1	0			
Address	: 000080н	WD7	WD6	WD5	WD4	WD3	WD2	WD1	WD0	WDB		
	Access	(W)	(W)	(W)	(W)	(W)	(W)	(W)	(W)			
	Initial value	(X)	(X)	(X)	(X)	(X)	(X)	(X)	(X)			

(2) Block Diagram



The control circuit in the IEBus[™] controller executes the following control functions:

- Controls the number of bytes in data to be transmitted and received.
- Controls the maximum number of bytes transmitted.
- Detects the results of arbitration.
- Evaluates the return of acknowledgment of each field.
- Generates interrupt signals.


17. Clock Monitor Function

The clock monitor function outputs the frequency-divided machine clock signal (for monitoring purposes) from the CKOT pin.

(1) Register configuration

• Clock output enable register

2 bit 7 6 5 4 3 1 0 CKENFRQ2FRQ1FRQ0 CLKR Address : 00003Ен Access (R/W) (R/W) (R/W) (R/W) -) Initial value (0) (0) (0) (0) -) -) (-) (-



18. Address Match Detection Function


When an address matches the value set in the address detection register, the instruction code to be loaded into the CPU is forced to be replaced with the INT9 instruction code (01H). When executing a set instruction, the CPU executes the INT9 instruction. The address match detection function is implemented by processing using the INT9 interrupt routine.

The device contains two address detection registers, each provided with a compare enable bit. When the value set in the address detection register matches an address and the interrupt enable bit is "1", the instruction code to be loaded into the CPU is forced to be replaced with the INT9 instruction code.

(1) Register configuration

 Program address 	detection re	gister 0 to 2 (P	ADRO)								
		bit	7	6	5	4	3	2	1	0	
PADR0 (lower)	Address	: 001FF0н									
		Access						(R/W)	(R/W)		
		Initial value	(X)	(X)	(X)	(X)	(X)	(X)	(X)	(X)	
		bit	17	16	15	14	13	12	11	10	
PADR0 (middle)	Address				15	14	15	12			
FADRU (IIIldule)	Audress	: 001FF1⊦									
		Access							(R/W)	· · · · · ·	
		Initial value	(X)	(X)	(X)	(X)	(X)	(X)	(X)	(X)	
		bit	7	6	5	4	3	2	1	0	
PADR0 (upper)	Address	: 001FF2н									
		Access	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	
		Initial value	`(X) ´	`(X) ´	`(X) ´	`(X) ´	`(X) ´	`(X) ´	`(X) ´	`(X) ´	
Program address detection register 3 to 5 (PADR1)											
		bit	17	16	15	14	13	12	11	10	
PADR1 (lower)	Address	: 001FF3н									
		Access	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	
		Initial value	`(X) ´	`(X) ́	`(X) ´	`(X) ´	`(X) ́	`(X) ´	`(X) ´	`(X) ´	
		hit	7	0	-	4	0	0	4	0	
		bit	7	6	5	4	3	2	1	0	
PADR1 (middle)	Address	: 001FF4н									
		Access							(R/W)		
		Initial value	(X)	(X)	(X)	(X)	(X)	(X)	(X)	(X)	
		bit	17	16	15	14	13	12	11	10	
PADR1 (upper)	Address	: 001FF5н		_	_		_			_	
		Access	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	
		Initial value	(X)	(X)	(X)	(X)	(X)	(X)	(X)	(X)	
										-	
Program address	detection co		gister (P	ACSR)							
		bit	7	6	5	4	3	2	1	0	
Address	: 00009Ен		Re-	Re-	Re-	Re-	AD1E	Re-	AD0E	Re-	
			served			served		served		served	
		Access	(-)	(-)	(-)	(-)	(R/W)	(-)	(R/W)	(-)	
		Initial value	(0)	(0)	(0)	(0)	(0)	(0)	(0)	(0)	


• Program address detection register 0 to 2 (PADR0)




19. ROM Mirroring Function Selection Module

The ROM mirroring function selection module can select what the FF bank allocated the ROM sees through the 00 bank according to register settings.

(1) Register configuration





20. One-Megabit Flash Memory

The 1Mbit flash memory is allocated in the FE_H to FF_H banks on the CPU memory map. Like masked ROM, flash memory is read-accessible and program-accessible to the CPU using the flash memory interface circuit. The flash memory can be programmed/erased by the instruction from the CPU via the flash memory interface circuit. The flash memory can therefore be reprogrammed (updated) while still on the circuit board under integrated CPU control, allowing program code and data to be improved efficiently. Note that sector operations such as "enable sector protect" cannot be used.

Features of 1Mbit flash memory

- 128K words x 8 bits or 64K words x 16 bits (16K + 512 x 2 + 7K + 8K + 32K + 64K) sector configuration
- Automatic program algorithm (Embedded Algorithm*: Same as the MBM29F400TA)
- Erasure suspend/resume function integrated
- Detection of programming/erasure completion using the data polling or toggle bit
- · Detection of programming/erasure completion using CPU interrupts
- · Compatible with JEDEC standard commands
- · Capable of erasing data sector by sector (arbitrary combination of sectors)
- Minimum number of times of programming/erasure: 100,000

* : Embedded Algorithm is a trademark of Advanced Micro Devices, Inc.

(1) Register configuration

 Flash memory 	control	status	register
----------------------------------	---------	--------	----------

	bit	7	6	5	4	3	2	1	0	
Address	: 0000AEн	INTE	RDY- INT	WE	RDY	Reserved	LPM1	Reserved	LPM0	FMCS
	Access	(R/W)	(R/W)	(R/W)	(R)	(W)	(R/W)	(W)	(R/W)	
	Initial value	(0)	(0)	(0)	(X)	(0)	(0)	(0)	(0)	

(2) Sector configuration of 1Mbit flash memory

The 1Mbit flash memory has the sector configuration illustrated below. The addresses in the illustration are the upper and lower addresses of each sector.

When accessed from the CPU, SA0 and SA1 to SA4 are allocated in the FE and FF bank registers, respectively.

Flash memory	CPU address	Programmer address *
	FFFFF	7FFFFh
SA4 (16 Kbytes)		
	FFC000H	7С000н
	FFBFFF	7BFFFн
SA3 (8 Kbytes)		
	FFA000H	7А000н
	FF9FFFH	79FFF н
SA2 (8 Kbytes)		
	FF8000н	78000 н
	FF7FFFH	77FFFH
SA1 (32 Kbytes)		
	FF0000H	70000 н
	FEFFFF	6FFFFн
SA0 (64 Kbytes)		
	FE0000H	60000н

* : Programmer addresses correspond to CPU addresses when data is programmed in flash memory by a parallel programmer. Programmer addresses are used to program/erase data using a general-purpose programmer.

21. Low-Power Consumption Control Circuit

The operation modes of the MB90580C series are the PLL clock, PLL sleep, watch, main clock, main sleep, stop, and hardware standby modes. The operation modes excluding the PLL clock mode are classified as low-power consumption modes.

The low power consumption circuit has the following functions.

- Main clock mode/Main sleep mode In either mode, the microcontroller operates only with the main clock (OSC oscillation clock), using the main clock as the operating clock while suspending the PLL clock (VCO oscillation clock).
- PLL sleep mode/Main sleep mode These modes stop only the operation clock of the CPU, leaving the other clocks active.
- Watch mode The watch mode allows only the time-base timer to operate.
- Stop mode/Hardware standby mode

These modes stop oscillation while retaining data at the lowest power consumption. The CPU intermittent operation function causes the clock supplied to the CPU to operate intermittently when the CPU accesses a register, internal memory, internal resource, or external bus. This function saves power consumption by decreasing the execution speed of the CPU while providing high-speed clock signals to the internal resources. The PLL clock multiplication factor can be selected from among 1, 2, 3, and 4 using the CS1 and CS0 bits in the clock selection register.


The WS1 and WS0 bits can be used to set the oscillation settling time for the main clock, which is taken to wake up from the stop or hardware standby mode.

(1) Register configuration

· Low-power consumption mode control register

Low power			giotoi								
	bit		7	6	5	4	3	2	1	0	_
Address	: 0000А0н	_	STF	SLP	SPL	RST	TMD	CG1	CG0		LPMCR
	Access		(W)	(W)	(R/W) (W)	()	(R/W)) (R/W) (—)	-
	Initial value		(0)	(0)	(0)	(1)	(1)	(0)	(0)	(—)	
 Clock select 	ion register										
	bit		15	14	13	12	11	10	9	8	
Address	: 0000A1н		SCM	MCM	WS1	WS0	SCS	MCS	CS1	CS0	CKSCR
	Access	-	(R)	(R)	(R/W)	(R/W)	(R/W)	(R/W) ((R/W)	(R/W)	
	Initial value		(1)	(1)	(1)	(1)	(1)	(1)	(0)	(0)	

(2) Block Diagram



ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

(Vss = AVss = 0.0 V)

Deveryoter	Symbol	Rat	ing	Unit	Bomorko
Parameter	Symbol	Min.	Max.	Unit	Remarks
	Vcc	Vss - 0.3	Vss + 6.0	V	
Dower oupply yeltere	AVcc	Vss - 0.3	Vss + 6.0	V	Vcc ≥ AVcc *1
Power supply voltage	AVRH, AVRL	Vss - 0.3	Vss + 6.0	V	$AV_{CC} \ge AVRH/L, AVRH \ge AVRL$
	DVcc	Vss - 0.3	Vss + 6.0	V	Vcc ≥ DVcc
Input voltage	Vı	Vss - 0.3	Vss + 6.0	V	*2
Output voltage	Vo	Vss - 0.3	Vss + 6.0	V	*2
"L" level maximum output current	lol		15	mA	*3
"L" level average output current	IOLAV	_	4	mA	Average output current = operating current × operating efficiency
"L" level total maximum output current	ΣΙοι		100	mA	
"L" level total average output current	ΣΙοιαν	_	50	mA	Average output current = operating current × operating efficiency
"H" level maximum output current	Іон	_	-15	mA	*3
"H" level average output current	Іонач		-4	mA	Average output current = operating current × operating efficiency
"H" level total maximum output current	ΣІон		-100	mA	
"H" level total average output current	ΣΙοήαν		-50	mA	Average output current = operating current × operating efficiency
Power consumption	Po		300	mW	
Operating temperature	TA	-40	+85	°C	
Storage temperature	Tstg	-55	+150	°C	

*1 : AVcc shall never exceed Vcc when power on.

*2 : VI and Vo shall never exceed Vcc + 0.3 V.


*3 : The maximum output current is a peak value for a corresponding pin.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

2. Recommended Operating Conditions

(Vss = AVss = 0.0 V)

Parameter	Symbol	Va	lue	Unit	Remarks
Farameter	Symbol	Min.	Max.	Unit	Reliai ks
Power supply	Vcc	3.0	5.5	V	Normal operation (MB90583C/CA, MB90587C/CA, MB90V580B)
voltage		4.5	5.5	V	Normal operation (MB90F583C/CA)
	Vcc	3.0	5.5	V	Retains status at the time of operation stop
<i>"</i>	Vін	0.7 Vcc	Vcc+0.3	V	CMOS input pin
"H" level input voltage	Vihs	0.8 Vcc	Vcc+0.3	V	CMOS hysteresis input pin
renage	Vінм	Vcc - 0.3	Vcc+0.3	V	MD pin input
	VIL	Vss - 0.3	0.3 Vcc	V	CMOS input pin
"L" level input voltage	VILS	Vss - 0.3	0.2 Vcc	V	CMOS hysteresis input pin
i enage	VILM	Vss - 0.3	Vss+0.3	V	MD pin input
Smoothing capacitor	Cs	0.1	1.0	μF	Use a ceramic capacitor or a capacitor with equivalent frequency characteristics. The smoothing capacitor to be connected to the Vcc pin must have a capacitance value higher than Cs.
Operating temperature	TA	-40	+85	°C	



WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

3. DC Characteristics

			(Vcc = 5.	0 V±10%		$v_{\rm SS} = 0.0$	V, IA =	–40 °C to +85 °C)
Parameter	Symbol	Pin name	Condition		Value		Unit	Remarks
"H" level output voltage	Vон	All output pins	Vcc = 4.5 V, Іон = -2.0 mA	Min. Vcc – 0.5	Тур.	Max.	V	
"L" level output voltage	Vol	All output pins	$V_{CC} = 4.5 \text{ V},$ $I_{OL} = 2.0 \text{ mA}$		_	0.4	V	
Input leakage current	lı∟	All input pins	Vcc = 5.5 V, Vss < VI< Vcc	-5		5	μA	
			Vcc = 5.0 V, Internal operation		27	33	mA	MB90583C/CA, MB90587C/CA
			at 16 MHz, Normal operation		40	50	mA	MB90F583C/CA
			Vcc = 5.0 V,		22	26	mA	MB90583C/CA
lcc		Internal operation at 12.58 MHz, Normal operation		35	45	mA	MB90F583C/CA	
		V _{cc} = 5.0 V, Internal operation at 16 MHz, When data written in flash mode pro- gramming of erasing		45	60	mA	MB90F583C/CA	
Power supply current*		Vcc	V _{cc} = 5.0 V, Internal operation at 12.58 MHz, When data written in flash mode pro- gramming of erasing		40	50	mA	MB90F363C/CA
			Vcc = 5.0 V,		7	12	mA	MB90587C/CA
			Internal operation at 16 MHz, In sleep mode		15	20	mA	MB90583C/CA, MB90F583C /CA
	Iccs		Vcc = 5.0 V		6	10	mA	MB90587C/CA
			Internal operation at 12.58 MHz, In sleep mode		12	18	mA	MB90583C/CA, MB90F583C/CA
			$V_{cc} = 5.0 V$, Internal operation		0.1	1.0	mA	MB90583C, MB90587C
	lcc∟		at 8 kHz, Subsystem operatin, $T_A = 25 \text{ °C}$	_	4	7	mA	MB90F583C

(Vcc = 5.0 V \pm 10%, Vss = AVss = 0.0 V, T_A = -40 °C to +85 °C)

(Continued)

(Continuea)			(Vcc = 5.0) V±10%,	Vss = AV	ss = 0.0 \	/, T _A =	−40 °C to +85 °C)
Parameter	Symbol	Pin name	Condition		Value		Unit	Remarks
Falametei	Symbol		Condition	Min.	Тур.	Max.	Unit	Remarks
ICCLS			$V_{CC} = 5.0 V$, Internal operation at 8 kHz, In subsleep mode, $T_A = 25 \ ^{\circ}C$		30	50	μΑ	MB90583C, MB90587C, MB90F583C
Power supply current*	Ісст	Vcc	Vcc = 5.0 V, Internal operation at 8 kHz, In clock mode, $T_A = 25 \ ^{\circ}C$		15	30	μA	MB90583C, MB90587C, MB90F583C
	Іссн		In stop mode, T _A = 25 °C	_	5	20	μΑ	MB90583C/CA MB90587C/CA, MB90F583C/CA
Input capacitance	Cin	Except AVcc, AVss, C, Vcc and Vss		_	10	80	pF	
Open-drain output leakage current	lleak	P40 to P47			0.1	5	μΑ	Open-drain output setting
Pull-up resistance	Rup	P00 to P07 P10 to P17 P60 to P65 RST		25	50	100	kΩ	
Pull-down resistance	Rdown	MD2	—	25	50	100	kΩ	


*: The current value is preliminary value and may be subject to change for enhanced characteristics without previous notice. The power supply current is measured with an external clock.


4. AC Characteristics


(1) Clock Timings


			(Vcc	= 5.0 V±	10%, Vss	= AVss =	= 0.0 V	, $T_A = -40 \ ^\circ C$ to +85 $^\circ C$)
Parameter	Symbol	Pin name	Con-	Value			Unit	Remarks
Falameter	Symbol		dition	Min.	Тур.	Max.	Unit	Remarks
Clock frequency	fc	X0, X1		3		16	MHz	
Clock frequency	fc∟	X0A, X1A		_	32.768	_	kHz	
Clock cycle time	t HCYL	X0, X1		62.5		333	ns	
	t LCYL	X0A, X1A		_	30.5	_	μs	
Frequency fluctuation rate locked*	Δf					5	%	
	Р _{WH} РwL	X0		10			ns	Recommened duty
Input clock pulse width	Pwlh Pwll	X0A			15.2		μs	ratio of 30% to 70%
Input clock rise/fall time	tcr tcr	X0		_	_	5	ns	External clock operation
Internal operating clock	fср	—		1.5		16	MHz	Main clock operation
frequency	f LCP				8.192		kHz	Subclock operation
Internal operating clock	t _{CP}	—		62.5	—	666	ns	Main clock operation
cycle time	t LCP				122.1		μs	Subclock operation

*: The frequency fluctuation rate is the maximum deviation rate of the preset center frequency when the multiplied PLL signal is locked.











The AC ratings are measured for the following measurement reference voltages



(2) Clock Output Timings


Parameter	Symbol	Pin name	Condition	Va	lue	Unit	Remarks
Falameter	Symbol		Condition	Min.	Max.		Nema K3
Clock cycle time	tcyc	CLK	$V_{cc} = 5 V \pm 10\%$	62.5		ns	
$CLK^{\uparrow} \to CLK^{\downarrow}$	t cHc∟			20		ns	



(3) Reset, Hardware Standby Input Timing

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ V}_{SS} = \text{AV}_{SS} = 0.0 \text{ V}, \text{ T}_{A} = -40 \text{ }^{\circ}\text{C} \text{ to } +85 \text{ }^{\circ}\text{C})$

Parameter	Symbol	Pin name	Condition	Va	lue	Unit	Remarks
Faidilielei	Symbol	Fininame	Condition	Min.	Max.	Unit	Nellia K5
Reset input time	t rstl	RST		4 tcp		ns	
Hardware standby input time	t HSTL	HST		4 tcp		ns	



 $(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ V}_{SS} = \text{AV}_{SS} = 0.0 \text{ V}, \text{ } T_{A} = -40 \text{ }^{\circ}\text{C} \text{ to } +85 \text{ }^{\circ}\text{C})$

(4) Power-on Reset


$(V_{cc} = 5.0 V \pm 10\%, V_{ss} = AV_{ss} = 0.0 V, T_A = -40 °C to +85 °C$												
Parameter	Svmbol	Pin name	Condition -	Value		Unit	Remarks					
Falameter	Symbol			Min.	Max.	Unit	Relliaiks					
Power supply rising time	tR	Vcc		0.05	30	ms						
Power supply cut-off time	toff	Vcc		4		ms	Due to repeated operations					

*: VCC must be kept lower than 0.2 V before power-on.

Note The above values are used for causing a power-on reset.

If HST = "L", be sure to turn the power supply on using the above values to cause a power-on reset whether or not the power-on reset is required.


Some registers in the device are initialized only upon a power-on reset. To initialize these registers, turn the power supply using the above values.



(5) Bus Timing (Read)


Demonster	Cumb al	· · · · · · · · · · · · · · · · · · ·			lue		,
Parameter	Symbol	Pin name	Condition	Min.	Max.	Unit	Remarks
ALE pulse width	t lhll	ALE		t _{CP} /2 - 20		ns	
Effective address \rightarrow ALE \downarrow time	t avll	ALE, A23 to A16, AD15 to AD00		tcp/2 - 20	_	ns	
$ALE \downarrow \rightarrow address$ effective time	t LLAX	ALE, AD15 to AD00		tср/2 – 15	_	ns	
$ \begin{array}{c} \text{Effective address} \rightarrow \\ \overline{\text{RD}} \downarrow \text{time} \end{array} $	t avrl	A23 to A16, AD15 to AD00, RD		tcp – 15	_	ns	
Effective address \rightarrow valid data input	t avdv	A23 to A16, AD15 to AD00			5 tcp/2 - 60	ns	
RD pulse width	t rlrh	RD		3 tcp/2 - 20		ns	
$\overline{RD} \downarrow \rightarrow valid data$ input	t rldv	RD, AD15 to AD00			3 tcp/2 - 60	ns	
$\overline{RD} \uparrow \rightarrow data hold$ time	t RHDX	RD, AD15 to AD00		0		ns	
$\overline{RD} \uparrow \rightarrow ALE \uparrow time$	t RHLH	RD, ALE		tcp/2 - 15		ns	
$\overline{RD} \uparrow \rightarrow address$ effective time	t RHAX	ALE, A23 to A16		tcp/2 - 10	_	ns	
Effective address \rightarrow CLK \uparrow time	tavch	A23 to A16, AD15 to AD00, CLK		tcp/2 - 20		ns	
$\overline{RD} \downarrow \to CLK \uparrow time$	t RLCH	RD, CLK		tcp/2 - 20		ns	
ALE $\downarrow \rightarrow \overline{RD} \downarrow$ time	tllrl	ALE, RD		tcp/2 - 15		ns	


$(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ V}_{SS} = \text{AV}_{SS} = 0.0 \text{ V}, \text{ T}_{A} = -40 \text{ }^{\circ}\text{C} \text{ to } +85 \text{ }^{\circ}\text{C})$



(6) Bus Timing (Write)

0		1					
Parameter	Symbol	Pin name	Condition	Va	lue	Unit	Remarks
Falameter	Symbol	i in name	Condition	Min.	Max.	Onic	Nema K5
$\frac{\text{Effective address}}{\text{WRH}} \xrightarrow[]{}{} \text{WRL} \downarrow \text{time}$	t avwl	A23 to A16, AD15 to AD00, WRH, WRL		tcp – 15		ns	
WRH, WRL pulse width	t wLwH	WRH, WRL		3 tcp/2 – 20	_	ns	
Effective data output $\rightarrow \overline{\text{WRH}}, \overline{\text{WRL}} \uparrow$ time	t ovwн	AD15 to AD00, WRH, WRL		3 tcp/2 – 20		ns	
$\frac{\text{WRH}}{\text{WRL}} \uparrow \rightarrow \\ \text{data hold time}$	t whdx	WRH, WRL, AD15 to AD00		20		ns	
$\begin{tabular}{l} \hline WRH, \hline WRL & \uparrow \rightarrow ad- \\ dress \\ effective time \\ \hline \end{tabular}$	t whax	WRH, WRL, A23 to A16		tcp/2 - 10	_	ns	
$ \begin{array}{l} \overline{WRH}, \overline{WRL} \uparrow \rightarrow \\ ALE \uparrow time \end{array} $	twhlh	WRH, WRL, ALE		tcp/2 - 15		ns	
$ \begin{array}{l} \overline{WRH}, \overline{WRL} \downarrow \rightarrow \\ CLK \uparrow time \end{array} $	t wLCH	WRH, WRL, CLK		tcp/2 - 20		ns	






(7) Ready Input Timing

$(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ V}_{SS} = \text{AV}_{SS} = 0.0 \text{ V}, \text{ T}_{A} = -40 ^{\circ}\text{C} \text{ to } +85 ^{\circ}\text{C})$							
Parameter	Symbol	Pin name	Condition -	Value		Unit	Remarks
Farameter	Symbol			Min.	Max.		Nemarks
RDY setup time	t RYHS	RDY	—	45		ns	
RDY hold time	t ryhh	RUT		0		ns	


Note: Use the automatic ready function when the setup time for the rising edge of the RDY signal is not sufficient.



(8) Hold Timing

$(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ V}_{SS} = \text{AV}_{SS} = 0.0 \text{ V}, \text{ T}_{A} = -40 ^{\circ}\text{C} \text{ to } +85 ^{\circ}\text{C} ^{\circ}\text{C} \text{ to } +85 ^{\circ}\text{C} ^{C$							°C to +85 °C)	
Parameter	Symbol	Din namo	Condition	Value		Unit	Remarks	
Falameter	Symbol		Condition	Min.	Max.	Unit	NGIIIAI NS	
Pins in floating status $\rightarrow \overline{\text{HAK}} \downarrow$ time	t xhal	HAK		30	t CP	ns		
$\overline{\text{HAK}} \uparrow \rightarrow \text{pin valid time}$	t hahv	HAK		t CP	2 tcp	ns		

Note: More than 1 machine cycle is needed before HAK changes after HRQ pin is fetched.




(9) UART0 to UART4

(5) OANTO TO OANT4		(Vcc =	5.0 V±10%, Vss = AVs	ss = 0.0	V, T _A = -	–40 °C	c to +85 °C)
Parameter	Symbol	Pin name	Condition	Va	lue	Unit	Remarks
Falameter	Symbol	Finnanie	Condition	Min.	Max.	Unit	itemai ko
Serial clock cycle time	tscyc	SCK0 to SCK4		8 tcp		ns	
$SCK \downarrow ightarrow SOT$ delay time	t slov	SCK0 to SCK4, SOT0 to SOT4	$C_{L} = 80 \text{ pF} + 1 \text{ TTL}$ for an output pin of	-80	80	ns	
Valid SIN $ ightarrow$ SCK \uparrow	tıvsн	SCK0 to SCK4, SIN0 to SIN4	internal shift clock	100		ns	
$SCK \uparrow \to valid SIN hold time$	tsнıx	SCK0 to SCK4, SIN0 to SIN4		60		ns	
Serial clock "H" pulse width	tshsl	SCK0 to SCK4		4 t _{CP}		ns	
Serial clock "L" pulse width	t s∟sн	SCK0 to SCK4		4 t _{CP}		ns	
$SCK \downarrow \to SOT$ delay time	t slov	SCK0 to SCK4, SOT0 to SOT4	$C_{L} = 80 \text{ pF} + 1 \text{ TTL}$ for an output pin of		150	ns	
Valid SIN $ ightarrow$ SCK \uparrow	t ivsh	SCK0 to SCK4, SIN0 to SIN4	external shift clock mode	60		ns	
$SCK \uparrow \to valid SIN hold time$	tsнıx	SCK0 to SCK4, SIN0 to SIN4		60		ns	

Note : • These are AC ratings in the CLK synchronous mode.


• CL is the load capacitance value connected to pins while testing.

• tcp is machine cycle time (unit:ns).



(10)Timer Input Timing


$(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ Vss} = \text{AVss} = 0.0 \text{ V}, \text{ T}_{\text{A}} = -40 ^{\circ}\text{C} \text{ to } +85 ^{\circ}\text{C})$							
Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks
Faiameter	Symbol Finname		Condition	Min.	Max.		
Input pulse width	t⊤iwн t⊤iw∟	IN0 to IN3, TIN0 to TIN2		4 tcp		ns	



(11) Timer Output Timing


(Vcc = 5.0 V±10%, Vss = AVss = 0.0 V, T_A = -40 °C to +85 °C)

Parameter	Symbol Pin name		Condition	Va	lue	Unit	Remarks
Falance	Symbol	i in name	Condition	Min.	Max.	Onic	itema ka
$CLK^{\uparrow} \rightarrow T_{OUT}$ transition time	tто	OUT0, OUT1, PPG0, PPG1, TOT0 to TOT2	_	30		ns	




(12) Trigger Input Timimg


(·-/ ···33··· ···	5	$(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ V}_{SS} = \text{AV}_{SS} = 0.0 \text{ V}, \text{ T}_{A} = -40 ^{\circ}\text{C} \text{ to } +85 ^{\circ}\text{C})$							
Parameter S	Symbol	Din more o	name Condition -	Value		Unit	Remarks		
	Symbol	Fill lidille		Min.	Max.	Unit	Remarks		
Input pulse width	ttrgh ttrgl	IRQ0 to IRQ7, ADTG		5 tcp		ns			




(13) IEBus™ Timing

Parameter	Symbol	mbol Pin name	Condition -	Va	lue	Unit	Remarks
Parameter	Symbol			Min.	Max.		Remarks
$TX \rightarrow RX$ delay time (rise)	t DLY1	TX, RX		0	1000	ns	
$TX \rightarrow RX$ delay time (fall)	tDLY2	TX, RX		0	1000	ns	







5. A/D Converter Electrical Characteristics

Parameter	Symbol	Pin name		Value		Unit	Remarks
Farameter	Symbol		Min.	Тур.	Max.	Unit	Remains
Resolution			—	10		bit	
Total error		_	—	_	±5.0	LSB	
Non-linear error			_	_	±2.5	LSB	
Differential linearity error					±1.9	LSB	
Zero transition voltage	Vот	AN0 to AN7	AVss - 3.5	+0.5	AVss + 4.5	mV	
Full-scale transition voltage	Vfst	AN0 to AN7	AVRH – 6.5	AVRH – 1.5	AVRH + 1.5	mV	
Conversion time	—		—	176 tcp	—	ns	
Sampling period			—	64 tcp	—	ns	
Analog port input current	Iain	AN0 to AN7	_	_	10	μA	
Analog input voltage	VAIN	AN0 to AN7	AVRL	_	AVRH	V	
Reference voltage		AVRH	AVRL + 2.7	_	AVcc	V	
Reference voltage		AVRL	0	_	AVRH – 2.7	V	
Dower oupply ourrent	la	AVcc	—	5		mA	
Power supply current	Іан	AVcc	—	_	5	μΑ	*
Reference voltage supply	IR	AVRH	—	400		μΑ	
current	IRH	AVRH	_		5	μΑ	*
Offset between channels	_	AN0 to AN7			4	LSB	


 $(3.0.1) < \Delta 1/BH = \Delta 1/BI 1/cc$ Δ 5 0 V+10% Vec 40 °C to +85 °C) ۸۱/۵۵ 00VT

* : The current when the A/D converter is not operating or the CPU is in stop mode (for $V_{CC} = AV_{CC} = AV_{RH} = 5.0 \text{ V}$)

Note: • The error increases proportionally as |AVRH - AVRL| decreases.

- •The output impedance of the external circuits connected to the analog inputs should be in the following range.
- •The output impedance of the external circuit : 15.5 k Ω (Max.) (Sampling time = 4.0 μ s)

•If the output impedance of the external circuit is too high, the sampling time might be insufficient.




6. A/D Converter Glossary

Resolution : Analog changes that are identifiable with the A/D converter


Linearity error : The deviation of the straight line connecting the zero transition point ("00 0000 0000" ↔ "00 0000 0001") with the full-scale transition point ("11 1111 1110" ↔ "11 1111 1111") from actual conversion characteristics

Differential linearity error : The deviation of input voltage needed to change the output code by 1 LSB from the theoretical value

Total error : The total error is defined as a difference between the actual value and the theoretical value, which includes zero-transition error/full-scale transition error and linearity error.








7. Notes on Using A/D Converter

Select the output impedance value for the external circuit of analog input according to the following conditions.

Output impedance values of the external circuit of 7 k Ω or lower are recommended.

When capacitors are connected to external pins, the capacitance of several thousand times the internal capacitor value is recommended to minimized the effect of voltage distribution between the external capacitor and internal capacitor.

When the output impedance of the external circuit is too high, the sampling period for analog voltages may not be sufficient (sampling period = $4.00 \ \mu s$ @machine clock of 16 MHz)



• Error

The smaller the | AVRH - AVRL |, the greater the error would become relatively.

8. D/A Converter Electrical Characteristics

 $(V_{cc} = AV_{cc} = 5.0 \text{ V} \pm 10\%, \text{ Vss} = AV_{ss} = DV_{ss} = 0.0 \text{ V}, \text{ T}_{A} = -40 \text{ }^{\circ}\text{C} \text{ to } +85 \text{ }^{\circ}\text{C})$


	,			Value			
Parameter	Symbol	Pin name		value		Unit	Remarks
i di di litto di	Cymber		Min.	Тур.	Max.	onic	
Resolution		—		8		bit	
Differential linearity error					±0.9	LSB	
Absolute accuracy					±1.2	%	
Linearity error					±1.5	LSB	
Conversion time				10	20	μs	*1
Analog reference voltage		DVRH	Vss + 3.0		AVcc	V	
Reference voltage supply	DVR	DVRH		120	300	μA	
current	Idvrs				10	μA	*2
Analog output impedance	—	—		20		kΩ	


*1 : Load capacitance: 20 pF

*2 : In sleep mode


EXAMPLE CHARACTERISTICS


• Power Suppy Current of MB90F583C/CA





Power Suppy Current of MB90583C/CA





■ INSTRUCTIONS (351 INSTRUCTIONS)

Table 1 Explanation of Items in Tables of Instructions

ltem	Meaning
Mnemonic	Upper-case letters and symbols: Represented as they appear in assembler. Lower-case letters: Replaced when described in assembler. Numbers after lower-case letters: Indicate the bit width within the instruction code.
#	Indicates the number of bytes.
~	Indicates the number of cycles. m: When branching n : When not branching See Table 4 for details about meanings of other letters in items.
RG	Indicates the number of accesses to the register during execution of the instruction. It is used calculate a correction value for intermittent operation of CPU.
В	Indicates the correction value for calculating the number of actual cycles during execution of the instruction. (Table 5) The number of actual cycles during execution of the instruction is the correction value summed with the value in the "~" column.
Operation	Indicates the operation of instruction.
LH	Indicates special operations involving the upper 8 bits of the lower 16 bits of the accumulator. Z : Transfers "0". X : Extends with a sign before transferring. - : Transfers nothing.
AH	Indicates special operations involving the upper 16 bits in the accumulator. * : Transfers from AL to AH. - : No transfer. Z : Transfers 00 _H to AH. X : Transfers 00 _H or FF _H to AH by signing and extending AL.
	Indicates the status of each of the following flags: I (interrupt enable), S (stack), T (sticky bit),
S	N (negative), Z (zero), V (overflow), and C (carry).
Т	* : Changes due to execution of instruction. – : No change.
Ν	S : Set by execution of instruction.
Z	R : Reset by execution of instruction.
V	
С	
RMW	 Indicates whether the instruction is a read-modify-write instruction. (a single instruction that reads data from memory, etc., processes the data, and then writes the result to memory.) * : Instruction is a read-modify-write instruction. - : Instruction is not a read-modify-write instruction. Note: A read-modify-write instruction cannot be used on addresses that have different meanings depending on whether they are read or written.

Number of execution cycles

The number of cycles required for instruction execution is acquired by adding the number of cycles for each instruction, a corrective value depending on the condition, and the number of cycles required for program fetch. Whenever the instruction being executed exceeds the two-byte (word) boundary, a program on an internal ROM connected to a 16-bit bus is fetched. If data access is interfered with, therefore, the number of execution cycles is increased.

For each byte of the instruction being executed, a program on a memory connected to an 8-bit external data bus is fetched. If data access in interfered with, therefore, the number of execution cycles is increased. When a general-purpose register, an internal ROM, an internal RAM, an internal I/O device, or an external bus is accessed during intermittent CPU operation, the CPU clock is suspended by the number of cycles specified by the CG1/0 bit of the low-power consumption mode control register. When determining the number of cycles required for instruction execution during intermittent CPU operation, therefore, add the value of the number of times access is done \times the number of cycles suspended as the corrective value to the number of ordinary execution cycles.

Symbol	Meaning
A	32-bit accumulator The bit length varies according to the instruction. Byte : Lower 8 bits of AL Word : 16 bits of AL Long : 32 bits of AL and AH
AH AL	Upper 16 bits of A Lower 16 bits of A
SP	Stack pointer (USP or SSP)
PC	Program counter
PCB	Program bank register
DTB	Data bank register
ADB	Additional data bank register
SSB	System stack bank register
USB	User stack bank register
SPB	Current stack bank register (SSB or USB)
DPR	Direct page register
brg1	DTB, ADB, SSB, USB, DPR, PCB, SPB
brg2	DTB, ADB, SSB, USB, DPR, SPB
Ri	R0, R1, R2, R3, R4, R5, R6, R7
RWi	RW0, RW1, RW2, RW3, RW4, RW5, RW6, RW7
RWj	RW0, RW1, RW2, RW3
RLi	RL0, RL1, RL2, RL3
dir	Compact direct addressing
addr16 addr24 ad24 0 to 15 ad24 16 to 23	Direct addressing Physical direct addressing Bit 0 to bit 15 of addr24 Bit 16 to bit 23 of addr24
io	I/O area (000000н to 0000FFн)
imm4 imm8 imm16 imm32 ext (imm8)	 4-bit immediate data 8-bit immediate data 16-bit immediate data 32-bit immediate data 16-bit data signed and extended from 8-bit immediate data
disp8 disp16	8-bit displacement 16-bit displacement
bp	Bit offset
vct4 vct8	Vector number (0 to 15) Vector number (0 to 255)
()b	Bit address
rel	PC relative addressing
ear eam	Effective addressing (codes 00 to 07) Effective addressing (codes 08 to 1F)
rlst	Register list

 Table 2
 Explanation of Symbols in Tables of Instructions

Code	Notation			Address format	Number of bytes in address extension *
00 01 02 03 04 05 06 07	R0 R1 R2 R3 R4 R5 R6 R7	RW0 RW1 RW2 RW3 RW4 RW5 RW6 RW7	RL0 (RL0) RL1 (RL1) RL2 (RL2) RL3 (RL3)	Register direct "ea" corresponds to byte, word, and long-word types, starting from the left	_
08 09 0A 0B	@R\ @R\ @R\ @R\	N1 N2		Register indirect	0
0C 0D 0E 0F	@R\ @R\	N0 + N1 + N2 + N3 +		Register indirect with post-increment	0
10 11 12 13 14 15 16 17	 @ RW0 + disp8 @ RW1 + disp8 @ RW2 + disp8 @ RW3 + disp8 @ RW4 + disp8 @ RW5 + disp8 @ RW6 + disp8 @ RW7 + disp8 			Register indirect with 8-bit displacement	1
18 19 1A 1B	@RW0 + disp16 @RW1 + disp16 @RW2 + disp16 @RW3 + disp16			Register indirect with 16-bit displacement	2
1C 1D 1E 1F	@R\	W0 + RW W1 + RW C + disp1 16	/7	Register indirect with index Register indirect with index PC indirect with 16-bit displacement Direct address	0 0 2 2

Table 3	Effective	Address	Fields
	LIICOUVC	Aug 633	i icius

Note : The number of bytes in the address extension is indicated by the "+" symbol in the "#" (number of bytes) column in the tables of instructions.

		(a)	Number of register accesses for each type of addressing					
Code	Operand	Number of execution cycles for each type of addressing						
00 to 07	Ri RWi RLi	Listed in tables of instructions	Listed in tables of instructions					
08 to 0B	@RWj	2	1					
0C to 0F	@RWj +	4	2					
10 to 17	@RWi + disp8	2	1					
18 to 1B	@RWj + disp16	2	1					
1C 1D 1E 1F	@RW0 + RW7 @RW1 + RW7 @PC + disp16 addr16	4 4 2 1	2 2 0 0					

Table 4 Number of Execution Cycles for Each Type of Addressing

Note : "(a)" is used in the "~" (number of states) column and column B (correction value) in the tables of instructions.

Table 5	Compensation Value	s for Number of Cycles	Used to Calculate Number	of Actual Cycles
---------	--------------------	------------------------	--------------------------	------------------

Operand	(b)	byte	(c) v	vord	(d) long			
Operand	Cycles	Access	Cycles	Access	Cycles	Access		
Internal register	+0	1	+0	1	+0	2		
Internal memory even address Internal memory odd address	+0 +0	1 1	+0 +2	1 2	+0 +4	2 4		
Even address on external data bus (16 bits) Odd address on external data bus (16 bits)	+1 +1	1 1	+1 +4	1 2	+2 +8	2 4		
External data bus (8 bits)	+1	1	+4	2	+8	4		

Notes: • "(b)", "(c)", and "(d)" are used in the "~" (number of states) column and column B (correction value) in the tables of instructions.

• When the external data bus is used, it is necessary to add in the number of wait cycles used for ready input and automatic ready.

Table 6 Correction Values for Number of Cycles Used to Calculate Number of Program Fetch Cycles

Instruction	Byte boundary	Word boundary
Internal memory	—	+2
External data bus (16 bits)	_	+3
External data bus (8 bits)	+3	

Notes: • When the external data bus is used, it is necessary to add in the number of wait cycles used for ready input and automatic ready.

• Because instruction execution is not slowed down by all program fetches in actuality, these correction values should be used for "worst case" calculations.

ľ	Inemonic	#	~	RG	В	Operation	LH	AH	I	s	т	Ν	z	v	С	RMW
MOV MOV MOV MOV MOV MOV MOV MOV	A, dir A, addr16 A, Ri A, ear A, eam A, io A, #imm8 A, @A A, @RLi+disp8 A, #imm4	2 3 1 2 2+ 2 2 3 1	3 4 2 3+ (a) 3 2 3 10 1	0 0 1 0 0 0 2 0	(b) (b) 0 (b) (b) (b) 0 (b) 0	byte (A) \leftarrow (dir) byte (A) \leftarrow (addr16) byte (A) \leftarrow (Ri) byte (A) \leftarrow (ear) byte (A) \leftarrow (eam) byte (A) \leftarrow (io) byte (A) \leftarrow (io) byte (A) \leftarrow (i(RLi)+disp8) byte (A) \leftarrow imm4	ZZZZZZZZZZZZ	* * * * * * * *				* * * * * * * R	* * * * * * * *			
MOVX MOVX MOVX MOVX MOVX MOVX MOVX MOVX	A, dir A, addr16 A, Ri A, ear A, eam A, io A, #imm8 A, @A A,@RWi+disp8 A, @RLi+disp8	2 3 2 2 2 2 2 2 2 2 2 3	3 4 2 3+ (a) 3 2 3 5 10	0 0 1 0 0 0 1 2	(b) (b) 0 (b) (b) (b) (b) (b)	byte (A) \leftarrow (dir) byte (A) \leftarrow (addr16) byte (A) \leftarrow (Ri) byte (A) \leftarrow (ear) byte (A) \leftarrow (eam) byte (A) \leftarrow (io) byte (A) \leftarrow (io) byte (A) \leftarrow ((A)) byte (A) \leftarrow ((RWi)+disp8) byte (A) \leftarrow ((RLi)+disp8)	******	* * * * * * * *				* * * * * * * * *	* * * * * * * * *			
MOV MOV MOV MOV MOV MOV MOV MOV MOV MOV	dir, A addr16, A Ri, A ear, A eam, A io, A @ RLi+disp8, A Ri, ear Ri, eam ear, Ri eam, Ri Ri, #imm8 io, #imm8 dir, #imm8 ear, #imm8 ear, #imm8 ear, #imm8 ear, #imm8 ear, #imm8	2 3 1 2 2+ 2 3 2 2+ 2 2+ 2 3 3 3 3 + 2	3423+ (a)31034+ (a)45+ (a)25524+ (a)3	$\begin{array}{c} 0 \\ 0 \\ 1 \\ 1 \\ 0 \\ 0 \\ 2 \\ 2 \\ 1 \\ 2 \\ 1 \\ 1 \\ 0 \\ 0 \\ 1 \\ 0 \\ 0 \\ \end{array}$	(b) (b) 0 (b) (b) (b) 0 (b) 0 (b) 0 (b) 0 (b) 0 (b) 0 (b) 0 (b)	byte (dir) \leftarrow (A) byte (addr16) \leftarrow (A) byte (Ri) \leftarrow (A) byte (ear) \leftarrow (A) byte (ear) \leftarrow (A) byte (io) \leftarrow (A) byte (io) \leftarrow (A) byte (Ri) \leftarrow (ear) byte (Ri) \leftarrow (ear) byte (ear) \leftarrow (Ri) byte (ear) \leftarrow (Ri) byte (io) \leftarrow imm8 byte (io) \leftarrow imm8 byte (io) \leftarrow imm8 byte (ear) \leftarrow imm8						* * * * * * * * * * * - *	* * * * * * * * * * * - *			
XCH XCH XCH XCH XCH	A, ear A, eam Ri, ear Ri, eam	2 2+ 2 2+	4 5+ (a) 7 9+ (a)	2 0 4 2	$0 \\ 2 \times (b) \\ 0 \\ 2 \times (b)$	byte (A) \leftrightarrow (ear) byte (A) \leftrightarrow (eam) byte (Ri) \leftrightarrow (ear) byte (Ri) \leftrightarrow (eam)	Z Z -	 	 	 	_ _ _	 	 	 		

 Table 7
 Transfer Instructions (Byte) [41 Instructions]

Note : For an explanation of "(a)" to "(d)", refer to Table 4, "Number of Execution Cycles for Each Type of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

Mnemonic	#	~	RG	В	Operation	LH	AH	I	s	т	Ν	z	v	с	RMW
MOVW A, dir MOVW A, addr16 MOVW A, SP MOVW A, RWi	2 3 1 1	3 4 1 2	0 0 0 1	(c) (c) 0 0	word (A) \leftarrow (dir) word (A) \leftarrow (addr16) word (A) \leftarrow (SP) word (A) \leftarrow (RWi)		* * * * *				* * * *	* * * *			_ _ _
MOVW A, ear MOVW A, eam MOVW A, io MOVW A, @A MOVW A, @RWi+disp8	2 2+ 2 3 2 3 3	2 3+ (a) 3 2 5 10	1 0 0 0 1 2	0 (c) (c) (c) 0 (c)	word (A) \leftarrow (ear) word (A) \leftarrow (eam) word (A) \leftarrow (io) word (A) \leftarrow ((A)) word (A) \leftarrow imm16 word (A) \leftarrow ((RWi) +disp8) word (A) \leftarrow ((RLi) +disp8)		* * * * *				* * * * * *	* * * * *			
MOVW A, @RLi+disp8 MOVW dir, A MOVW addr16, A MOVW SP, A MOVW RWi, A MOVW ear, A MOVW ear, A MOVW ear, A MOVW @RWi+disp8, A MOVW @RLi+disp8, A MOVW @RLi+disp8, A MOVW @RLi+disp8, A MOVW RWi, ear MOVW RWi, ear MOVW RWi, ear MOVW ear, RWi MOVW ear, #imm16 MOVW ear, #imm16	2 3 1 1 2 + 2 2 3 2 + 2 + 3 4 4	34123+ (a)351034+ (a)45+ (a)252	$\begin{array}{c} 0 \\ 0 \\ 0 \\ 1 \\ 1 \\ 0 \\ 0 \\ 1 \\ 2 \\ 1 \\ 2 \\ 1 \\ 2 \\ 1 \\ 1 \\ 0 \\ 1 \end{array}$	$\begin{array}{c} (c) \\ (c) \\ (c) \\ 0 \\ 0 \\ (c) \\ (c)$	word (dir) \leftarrow (A) word (addr16) \leftarrow (A) word (SP) \leftarrow (A) word (RWi) \leftarrow (A) word (ear) \leftarrow (A) word (ear) \leftarrow (A) word (io) \leftarrow (A) word (io) \leftarrow (A) word ((RUi) +disp8) \leftarrow (A) word ((RUi) +disp8) \leftarrow (A) word ((RUi) +disp8) \leftarrow (A) word ((RUi) \leftarrow (ear) word (RWi) \leftarrow (ear) word (RWi) \leftarrow (ear) word (ear) \leftarrow (RWi) word (ear) \leftarrow (RWi) word (RWi) \leftarrow imm16 word (ear) \leftarrow imm16						* * * * * * * * * * * * *	* * * * * * * * * * * * * *			
MOVW eam, #imm16 MOVW @AL, AH /MOVW @A, T	4+ 2	4+ (a) 3	0 0	(c) (c)	word (eam) \leftarrow imm16 word ((A)) \leftarrow (AH)	-	-	-	_	-	*	*	-	-	-
XCHW A, ear XCHW A, eam XCHW RWi, ear XCHW RWi, eam	2 2+ 2 2+	4 5+ (a) 7 9+ (a)	2 0 4 2	$0 \\ 2 \times (c) \\ 0 \\ 2 \times (c)$	word (A) \leftrightarrow (ear) word (A) \leftrightarrow (eam) word (RWi) \leftrightarrow (ear) word (RWi) \leftrightarrow (eam)										
MOVL A, ear MOVL A, eam MOVL A, #imm32	2 2+ 5	4 5+ (a) 3	2 0 0	0 (d) 0	$\begin{array}{l} \text{long (A)} \leftarrow (\text{ear}) \\ \text{long (A)} \leftarrow (\text{eam}) \\ \text{long (A)} \leftarrow \text{imm32} \end{array}$			- - -		- - -	* * *	* * *			_ _ _
MOVL ear, A MOVL eam, A	2 2+	4 5+ (a)	2 0	0 (d)	long (ear) \leftarrow (A) long (eam) \leftarrow (A)	-	-	-	-	-	*	*	-	-	_ _

Table 8 Transfer Instructions (Word/Long Word) [38 Instructions]

Note : For an explanation of "(a)" to "(d)", refer to Table 4, "Number of Execution Cycles for Each Type of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

Mne	monic	#	~	RG	В	Operation	LH	AH	I	s	т	Ν	z	v	С	RMW
ADD ADD ADD ADD ADDC ADDC ADDC ADDC ADD	A, #imm8 A, dir A, ear A, eam ear, A eam, A A A, ear A, eam	2 2 2 2+ 2 2+ 1 2 2+ 1 2 2 2+ 2 2+ 2 2+	2534+ (a)35+ (a)234+ (a)35+ (a)254+ (a)35+ (a)234+ (a)35+ (a)33+ (a)3+	$\begin{array}{c} 0 \\ 0 \\ 1 \\ 0 \\ 2 \\ 0 \\ 0 \\ 1 \\ 0 \\ 0 \\ 0 \\ 1 \\ 0 \\ 0 \\ 1 \\ 0 \\ 0$	$\begin{array}{c} 0 \\ (b) \\ 0 \\ (b) \\ 0 \\ 2 \times (b) \\ 0 \\ (b) \\ 0 \\ (b) \\ 0 \\ (b) \\ 0 \\ 2 \times (b) \\ 0 \\ 0 \\ (b) \\$	byte (A) \leftarrow (A) +imm8 byte (A) \leftarrow (A) +(dir) byte (A) \leftarrow (A) +(ear) byte (A) \leftarrow (A) +(ear) byte (ear) \leftarrow (ear) + (A) byte (ear) \leftarrow (ear) + (A) byte (ear) \leftarrow (ear) + (A) byte (A) \leftarrow (AH) + (AL) + (C) byte (A) \leftarrow (A) + (ear) + (C) byte (A) \leftarrow (A) - (dir) byte (A) \leftarrow (A) - (ear) byte (A) \leftarrow (A) - (ear) byte (A) \leftarrow (A) - (ear) byte (ear) \leftarrow (ear) - (A) byte (ear) \leftarrow (ear) - (A) byte (A) \leftarrow (A) - (ear) - (C) byte (A) \leftarrow (AH) - (AL) - (C) byte (A) \leftarrow (AH) - (AL) - (C) (decimal)						* * * * * * * * * * * * * * * * * *	* * * * * * * * * * * * * * * * *	* * * * * * * * * * * * * * * * * *	* * * * * * * * * * * * * * * * * *	
ADDW ADDW ADDW ADDW ADDW ADDCW ADDCW SUBW SUBW SUBW SUBW SUBW SUBW	A A, ear A, eam A, #imm16 ear, A eam, A A, ear A, eam A, ear A, ear A, eam A, #imm16 ear, A eam, A A, ear	1 2 2+ 3 2 2+ 2 2+ 1 2 2+ 3 2 2+ 2 2+ 2	$\begin{array}{c} 3\\ 2\\ 3\\ 4+(a)\\ 2\\ 3\\ 5+(a)\\ 3\\ 4+(a)\\ 2\\ 3\\ 4+(a)\\ 2\\ 3\\ 5+(a)\\ 3\\ 4+(a)\end{array}$	0 1 0 0 2 0 1 0 0 1 0 0 2 0 1 0 0 2 0 1 0	$\begin{array}{c} 0 \\ 0 \\ (c) \\ 0 \\ 2 \times (c) \\ 0 \\ (c) \\ 0 \\ (c) \\ 0 \\ (c) \\ 0 \\ 2 \times (c) \\ 0 \\ (c) \\ 0 \\ (c) \\ \end{array}$	$\begin{array}{l} \text{word } (A) \leftarrow (AH) + (AL) \\ \text{word } (A) \leftarrow (A) + (ear) \\ \text{word } (A) \leftarrow (A) + (ear) \\ \text{word } (A) \leftarrow (A) + (ear) \\ \text{word } (A) \leftarrow (A) + (eam) \\ \text{word } (ear) \leftarrow (ear) + (A) \\ \text{word } (eam) \leftarrow (eam) + (A) \\ \text{word } (eam) \leftarrow (A) + (ear) + (C) \\ \text{word } (A) \leftarrow (A) + (eam) + (C) \\ \text{word } (A) \leftarrow (A) + (eam) + (C) \\ \text{word } (A) \leftarrow (A) - (eam) + (C) \\ \text{word } (A) \leftarrow (A) - (ear) \\ \text{word } (A) \leftarrow (A) - (eam) \\ \text{word } (A) \leftarrow (A) - (eam) \\ \text{word } (eam) \leftarrow (eam) - (A) \\ \text{word } (a) \leftarrow (A) - (eam) - (C) \\ \text{word } (A) \leftarrow (A) - (eam) - (C) \\ \end{array}$						* * * * * * * * * * * * *	* * * * * * * * * * * * *	* * * * * * * * * * * * *	* * * * * * * * * * * * * *	
ADDL ADDL SUBL SUBL	A, ear A, eam A, #imm32 A, ear A, eam A, #imm32	2 2+ 5 2 2+ 5	6 7+ (a) 4 6 7+ (a) 4	2 0 2 0 0	0 (d) 0 (d) 0	$\begin{array}{l} \text{long (A)} \leftarrow (\text{A}) + (\text{ear}) \\ \text{long (A)} \leftarrow (\text{A}) + (\text{eam}) \\ \text{long (A)} \leftarrow (\text{A}) + \text{imm32} \\ \text{long (A)} \leftarrow (\text{A}) - (\text{ear}) \\ \text{long (A)} \leftarrow (\text{A}) - (\text{eam}) \\ \text{long (A)} \leftarrow (\text{A}) - \text{imm32} \end{array}$	- - - -		 	 	- - - -	* * * *	* * * * *	* * * *	* * * *	

Table 9 Addition and Subtraction Instructions (Byte/Word/Long Word) [42 Instructions]

Mne	emonic	#	~	RG	В	Operation	LH	AH	I	S	т	Ν	z	۷	С	RMW
INC INC	ear eam	2 2+	2 5+ (a)	2 0	0 2× (b)	byte (ear) \leftarrow (ear) +1 byte (eam) \leftarrow (eam) +1		-	-	-	-	*	*	*	-	- *
DEC DEC	ear eam	2 2+	3 5+ (a)	2 0	0 2× (b)	byte (ear) ← (ear) −1 byte (eam) ← (eam) −1	_	-	-	_	-	*	*	*		— *
INCW INCW	ear eam	2 2+	3 5+ (a)	2 0	0 2× (c)	word (ear) \leftarrow (ear) +1 word (eam) \leftarrow (eam) +1	_	-	-	-		*	*	*		- *
DECW DECW	ear eam	2 2+	3 5+ (a)	2 0	0 2× (c)	word (ear) \leftarrow (ear) –1 word (eam) \leftarrow (eam) –1	_					*	* *	* *		 *
INCL INCL	ear eam	2 2+	7 9+ (a)	4 0	0 2× (d)	long (ear) \leftarrow (ear) +1 long (eam) \leftarrow (eam) +1	_	-	-	-	-	*	* *	* *	-	 *
DECL DECL	ear eam	2 2+	7 9+ (a)	4 0	0 2× (d)	long (ear) ← (ear) −1 long (eam) ← (eam) −1	_	-	-	-	-	*	*	*	-	 *

Table 10 Increment and Decrement Instructions (Byte/Word/Long Word) [12 Instructions]

Note : For an explanation of "(a)" to "(d)", refer to Table 4, "Number of Execution Cycles for Each Type of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

Table 11	Compare Instructions	(Byte/Word/Long	Word) [11	Instructions]
----------	----------------------	-----------------	-----------	---------------

Mn	emonic	#	~	RG	В	Operation	LH	AH	I	s	т	Ν	Z	۷	С	RMW
CMP	А	1	1	0	0	byte (AH) – (AL)	_	_	_	_	_	*	*	*	*	_
CMP	A, ear	2	2	1	0	byte (A) \leftarrow (ear)	_	_	—	—	—	*	*	*	*	_
CMP	A, eam	2+	3+ (a)	0	(b)	byte $(A) \leftarrow (eam)$	_	_	_	-	-	*	*	*	*	_
CMP	A, #imm8	2	2	0	`Ó	byte (A) ← imm8	-	_	-	-	—	*	*	*	*	_
CMPW	Α	1	1	0	0	word (AH) – (AL)	_	_	_	_	_	*	*	*	*	_
CMPW	A, ear	2	2	1	0	word (A) \leftarrow (ear)	_	_	—	—	—	*	*	*	*	_
CMPW	A, eam	2+	3+ (a)	0	(c)	word $(A) \leftarrow (eam)$	_	_	—	—	—	*	*	*	*	_
CMPW	A, #imm16	3	2	0	٥́	word $(A) \leftarrow imm16$	-	—	-	-	-	*	*	*	*	-
CMPL	A, ear	2	6	2	0	word (A) \leftarrow (ear)	_	_	_	_	_	*	*	*	*	_
CMPL	A, eam	2+	7+ (a)	0	(d)	word $(A) \leftarrow (eam)$	_	—	-	—	-	*	*	*	*	—
CMPL	A, #imm32	5	3	0) ٥	word $(A) \leftarrow imm32$	-	-	-	-	–	*	*	*	*	-

Mnem	nonic	#	~	RG	В	Operation	LH	AH	I	s	т	Ν	z	v	С	RMW
DIVU	А	1	*1	0	0	word (AH) /byte (AL) Quotient \rightarrow byte (AL) Remainder \rightarrow byte (AH)	-	-	-	-	-	-	-	*	*	-
DIVU	A, ear	2	*2	1	0	word (A)/byte (ear) Quotient \rightarrow byte (A) Remainder \rightarrow byte (ear)	-	_	-	-	-	-	-	*	*	-
DIVU	A, eam	2+	*3	0	*6	word (A)/byte (eam) Quotient \rightarrow byte (A) Remainder \rightarrow byte (eam)	-	-	-	-	-	-	-	*	*	-
DIVUW	A, ear	2	*4	1	0	long (A)/word (ear) Quotient \rightarrow word (A) Remainder \rightarrow word (ear)	-	-	-	_	-	-	-	*	*	-
DIVUW	A, eam	2+	*5	0	*7	long (A)/word (eam) Quotient \rightarrow word (A) Remainder \rightarrow word (eam)	-	-	-	-	-	-	_	*	*	-
MULU	А	1	*8	0	0	byte (AH) *byte (AL) \rightarrow word (A)	_	_	_	_	_	_	_	_	_	_
MULU	A, ear	2	*9	1	0	byte (A) *byte (ear) \rightarrow word (A)	-	_	-	-	-	-	-	_	-	—
MULU	A, eam	2+	*10	0	(b)	byte (A) *byte (eam) \rightarrow word (A)	-	-	-	-	-	-	-	-	-	-
MULUW MULUW		1 2	*11 *12	0 1	0	word (AH) *word (AL) \rightarrow long (A) word (A) *word (ear) \rightarrow long (A)	_	-	_	_	_	_	-	_	_	_
MULUW		2+	*13	0	(c)	word (A) *word (eam) \rightarrow long (A)	-	-	-	-	-	-	-	-	-	-

Table 12 Multiplication and Division Instructions (Byte/Word/Long Word) [11 Instructions]

*1: 3 when the result is zero, 7 when an overflow occurs, and 15 normally.

*2: 4 when the result is zero, 8 when an overflow occurs, and 16 normally.

*3: 6 + (a) when the result is zero, 9 + (a) when an overflow occurs, and 19 + (a) normally.

*4: 4 when the result is zero, 7 when an overflow occurs, and 22 normally.

*5: 6 + (a) when the result is zero, 8 + (a) when an overflow occurs, and 26 + (a) normally.

*6: (b) when the result is zero or when an overflow occurs, and 2 \times (b) normally.

*7: (c) when the result is zero or when an overflow occurs, and 2 \times (c) normally.

*8: 3 when byte (AH) is zero, and 7 when byte (AH) is not zero.

*9: 4 when byte (ear) is zero, and 8 when byte (ear) is not zero.

*10: 5 + (a) when byte (eam) is zero, and 9 + (a) when byte (eam) is not 0.

*11: 3 when word (AH) is zero, and 11 when word (AH) is not zero.

*12: 4 when word (ear) is zero, and 12 when word (ear) is not zero.

*13: 5 + (a) when word (eam) is zero, and 13 + (a) when word (eam) is not zero.

									_	_	_		_		_	
Mnen	nonic	#	2	RG	В	Operation	LH	AH	I	S	Т	Ν	Z	v	С	RMW
DIV	А	2	*1	0	0	word (AH) /byte (AL) Quotient \rightarrow byte (AL)	Z	-	_	-	-	-	-	*	*	-
DIV	A, ear	2	*2	1	0	Remainder \rightarrow byte (AH) word (A)/byte (ear) Quotient \rightarrow byte (A)	z	_	_	_	_	_	_	*	*	_
DIV	A, eam	2 +	*3	0	*6	Remainder \rightarrow byte (ear) word (A)/byte (eam) Quotient \rightarrow byte (A)	z	_	_	_	_	_	_	*	*	_
DIVW	A, ear	2	*4	1	0	Remainder \rightarrow byte (eam) long (A)/word (ear) Quotient \rightarrow word (A)	_	_	_	_	_	_	_	*	*	_
DIVW	A, eam	2+	*5	0	*7	Remainder \rightarrow word (ear) long (A)/word (eam) Quotient \rightarrow word (A) Remainder \rightarrow word (eam)	-	_	_	_	_	_	_	*	*	_
MULU	A	2	*8	0	0	byte (AH) *byte (AL) \rightarrow word (A)	_	_	_	_	_	_	_	_	_	_
MULU	A, ear	2	*9	1	0	byte (A) *byte (ear) \rightarrow word (A)	-	—	—	—	—	—	-	—	_	—
MULU	A, eam	2+	*10	0	(b)	byte (A) *byte (eam) \rightarrow word (A)	-	—	—	-	-	—	-	-	—	-
		2	*11	0	0	word (AH) *word (AL) \rightarrow long (A)	-	-	—	-	-	-	-	-	—	-
MULUW		2	*12	1	$\begin{pmatrix} 0 \\ \end{pmatrix}$	word (A) *word (ear) \rightarrow long (A)	-	—	-	-	-	-	-	-	-	-
MULUW	A, eam	2 +	*13	0	(c)	word (A) *word (eam) \rightarrow long (A)	-			1	-		-	-	-	_

Table 13 Signed Multiplication and Division Instructions (Byte/Word/Long Word) [11 Instructions]

*1: Set to 3 when the division-by-0, 8 or 18 for an overflow, and 18 for normal operation.

*2: Set to 3 when the division-by-0, 10 or 21 for an overflow, and 22 for normal operation.

*3: Set to 4 + (a) when the division-by-0, 11 + (a) or 22 + (a) for an overflow, and 23 + (a) for normal operation.

*4: Positive dividend: Set to 4 when the division-by-0, 10 or 29 for an overflow, and 30 for normal operation. Negative dividend: Set to 4 when the division-by-0, 11 or 30 for an overflow and 31 for normal operation.

*5: Positive dividend: Set to 4 + (a) when the division-by-0, 11 + (a) or 30 + (a) for an overflow, and 31 + (a) for normal operation.

Negative dividend: Set to 4 + (a) when the division-by-0, 12 + (a) or 31 + (a) for an overflow, and 32 + (a) for normal operation.

- *6: When the division-by-0, (b) for an overflow, and $2 \times (b)$ for normal operation.
- *7: When the division-by-0, (c) for an overflow, and $2 \times (c)$ for normal operation.
- *8: Set to 3 when byte (AH) is zero, 12 when the result is positive, and 13 when the result is negative.
- *9: Set to 3 when byte (ear) is zero, 12 when the result is positive, and 13 when the result is negative.

*10: Set to 4 + (a) when byte (eam) is zero, 13 + (a) when the result is positive, and 14 + (a) when the result is negative.

- *11: Set to 3 when word (AH) is zero, 12 when the result is positive, and 13 when the result is negative.
- *12: Set to 3 when word (ear) is zero, 16 when the result is positive, and 19 when the result is negative.
- *13: Set to 4 + (a) when word (eam) is zero, 17 + (a) when the result is positive, and 20 + (a) when the result is negative.

Notes: • When overflow occurs during DIV or DIVW instruction execution, the number of execution cycles takes two values because of detection before and after an operation.

- When overflow occurs during DIV or DIVW instruction execution, the contents of AL are destroyed.
- For (a) to (d), refer to "Table 4 Number of Execution Cycles for Effective Address in Addressing Modes" and "Table 5 Correction Values for Number of Cycles for Calculating Actual Number of Cycles."

Mn	emonic	#	~	RG	В	Operation	LH	AH	I	s	т	Ν	z	v	С	RMW
AND AND AND AND AND	A, #imm8 A, ear A, eam ear, A eam, A	2 2+ 2 2+	2 3 4+ (a) 3 5+ (a)	0 1 0 2 0	0 (b) 0 2×(b)	byte (A) \leftarrow (A) and imm8 byte (A) \leftarrow (A) and (ear) byte (A) \leftarrow (A) and (eam) byte (ear) \leftarrow (ear) and (A) byte (eam) \leftarrow (eam) and (A)				- - - -	_ _ _ _	* * * *	* * * *	R R R R R		- - - *
OR OR OR OR OR	A, #imm8 A, ear A, eam ear, A eam, A	2 2 2+ 2 2+	2 3 4+ (a) 3 5+ (a)	0 1 0 2 0	0 (b) 0 2×(b)	byte (A) \leftarrow (A) or imm8 byte (A) \leftarrow (A) or (ear) byte (A) \leftarrow (A) or (eam) byte (ear) \leftarrow (ear) or (A) byte (eam) \leftarrow (eam) or (A)				- - - -		* * * *	* * * *	R R R R R		- - - *
XOR XOR XOR XOR XOR XOR	A, #imm8 A, ear A, eam ear, A eam, A	2 2+ 2 2+	2 3 4+ (a) 3 5+ (a)	0 1 0 2 0	0 (b) 0 2× (b)	byte (A) \leftarrow (A) xor imm8 byte (A) \leftarrow (A) xor (ear) byte (A) \leftarrow (A) xor (eam) byte (ear) \leftarrow (ear) xor (A) byte (eam) \leftarrow (eam) xor (A)				- - - -	- - -	* * * *	* * * *	R R R R R R		- - - *
NOT NOT NOT	A ear eam	1 2 2+	2 3 5+ (a)	0 2 0	0 0 2× (b)	byte (A) ← not (A) byte (ear) ← not (ear) byte (eam) ← not (eam)				- - -	_ _ _	* * *	* * *	R R R		- - *
ANDW ANDW ANDW	A, #imm16 A, ear A, eam	1 3 2+ 2+ 2+	2 2 3 4+ (a) 3 5+ (a)	0 0 1 0 2 0	0 0 (c) 0 2× (c)	word (A) \leftarrow (AH) and (A) word (A) \leftarrow (A) and imm16 word (A) \leftarrow (A) and (ear) word (A) \leftarrow (A) and (eam) word (ear) \leftarrow (ear) and (A) word (eam) \leftarrow (eam) and (A)						* * * * * *	* * * * *	R R R R R R		*
ORW ORW ORW ORW ORW ORW	A A, #imm16 A, ear A, eam ear, A eam, A	1 3 2+ 2 2+	2 2 3 4+ (a) 3 5+ (a)	0 0 1 0 2 0	0 0 (c) 0 2× (c)	word (A) \leftarrow (AH) or (A) word (A) \leftarrow (A) or imm16 word (A) \leftarrow (A) or (ear) word (A) \leftarrow (A) or (eam) word (ear) \leftarrow (ear) or (A) word (eam) \leftarrow (eam) or (A)	- - -	- - - -		- - - -	- - - -	* * * * *	* * * * *	R R R R R R R		 *
XORW XORW XORW	A, #imm16 A, ear A, eam	1 2 2+ 2 2+	2 2 3 4+ (a) 3 5+ (a)	0 0 1 0 2 0	0 0 (c) 0 2× (c)	word (A) \leftarrow (AH) xor (A) word (A) \leftarrow (A) xor imm16 word (A) \leftarrow (A) xor (ear) word (A) \leftarrow (A) xor (ear) word (ear) \leftarrow (ear) xor (A) word (eam) \leftarrow (eam) xor (A)	- - -	- - - -		- - - -	- - - -	* * * * *	* * * * *	R R R R R R R		 *
NOTW NOTW NOTW	ear	1 2 2+	2 3 5+ (a)	0 2 0	0 0 2× (c)	word (A) \leftarrow not (A) word (ear) \leftarrow not (ear) word (eam) \leftarrow not (eam)	- - -	_ _ _	- - -	- - -	_ _ _	* *	* * *	R R R	_ _ _	- - *

Table 14	Logical 1 Instructions (Byte/Word) [39 Instructions]
----------	--

Mne	emonic	#	~	RG	В	Operation	LH	AH	I	s	т	Ν	z	v	С	RMW
	A, ear A, eam	2 2+	6 7+ (a)	2 0	0 (d)	long (A) \leftarrow (A) and (ear) long (A) \leftarrow (A) and (eam)	-	-	_	_	_	*	*	R R	_	_ _
ORL ORL	A, ear A, eam	2 2+	6 7+ (a)	2 0	0 (d)	long (A) \leftarrow (A) or (ear) long (A) \leftarrow (A) or (eam)	-	_	_	_	_	*	*	R R		_ _
	A, ea A, eam	2 2+	6 7+ (a)	2 0	0 (d)	long (A) \leftarrow (A) xor (ear) long (A) \leftarrow (A) xor (eam)	-	-		- -		*	*	R R		- -

Table 15 Logical 2 Instructions (Long Word) [6 Instructions]

Note : For an explanation of "(a)" to "(d)", refer to Table 4, "Number of Execution Cycles for Each Type of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

Table 16	Sign Inversion Instructions (Byte/Word) [6 Instructions]
----------	--

Mn	emonic	#	~	RG	В	Operation	LH	АН	I	S	т	Ν	Z	۷	С	RMW
NEG	А	1	2	0	0	byte (A) \leftarrow 0 – (A)	Х	-	_	_	-	*	*	*	*	-
NEG NEG	ear eam	2 2+	3 5+ (a)	2 0	0 2× (b)	byte (ear) \leftarrow 0 – (ear) byte (eam) \leftarrow 0 – (eam)	_ _	-	-	_ _	- -	*	*	*	*	 *
NEGW	А	1	2	0	0	word (A) $\leftarrow 0 - (A)$	-	-	-	_	_	*	*	*	*	-
NEGW NEGW		2 2+	3 5+ (a)	2 0	0 2× (c)	word (ear) $\leftarrow 0 - (ear)$ word (eam) $\leftarrow 0 - (eam)$	_	-	-	-	-	*	*	*	*	- *

Note : For an explanation of "(a)" to "(d)", refer to Table 4, "Number of Execution Cycles for Each Type of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

Mnemonic	#	۲	RG	В	Operation	LH	AH	Ι	S	т	Ν	Z	۷	С	RMW
NRML A, R0	2	*1	1		long (A) \leftarrow Shift until first digit is "1" byte (R0) \leftarrow Current shift count	-	Ι	Ι	Ι	Ι	Ι	*	Ι	-	-

*1: 4 when the contents of the accumulator are all zeroes, 6 + (R0) in all other cases (shift count).

Mnemonic	#	~	RG	В	Operation	LH	AH	I	s	т	Ν	z	v	с	RMW
RORC A ROLC A	2 2	2 2	0 0	0 0	byte (A) \leftarrow Right rotation with carry byte (A) \leftarrow Left rotation with carry		_ _		_ _		*	* *		* *	_ _
RORC ear RORC eam ROLC ear ROLC eam ASR A, R0	2 2+ 2 2+ 2+	3 5+ (a) 3 5+ (a) *1	2 0 2 0	$0 \\ 2 \times (b) \\ 0 \\ 2 \times (b) \\ 0$	byte (ear) \leftarrow Right rotation with carry byte (eam) \leftarrow Right rotation with carry byte (ear) \leftarrow Left rotation with carry byte (eam) \leftarrow Left rotation with carry byte (A) \leftarrow Arithmetic right barrel shift (A, R0)				- - -	*	* * * *	* * * * *		* * * *	* *
LSR A, R0 LSL A, R0	2 2	*1 *1	1 1	0	byte (A) \leftarrow Logical right barrel shift (A, R0) byte (A) \leftarrow Logical left barrel shift (A, R0)	_	_ _	_	_ _	*	*	*	-	*	_ _
ASRW A LSRW A/SHRW A LSLW A/SHLW A ASRW A, R0 LSRW A, R0 LSLW A, R0	1 1 2 2 2	2 2 2 *1 *1 *1	0 0 0 1 1	0 0 0 0 0 0	word (A) \leftarrow Arithmetic right shift (A, 1 bit) word (A) \leftarrow Logical right shift (A, 1 bit) word (A) \leftarrow Logical left shift (A, 1 bit) word (A) \leftarrow Arithmetic right barrel shift (A, R0) word (A) \leftarrow Logical right barrel shift (A, R0) word (A) \leftarrow Logical left barrel shift (A, R0)		_ _ _ _		- - - -	* * * *	* * *	* * * * * *		* * * * * *	- - - -
ASRL A, R0 LSRL A, R0 LSLL A, R0	2 2 2	*2 *2 *2	1 1 1	0 0 0	long (A) ← Arithmetic right shift (A, R0) long (A) ← Logical right barrel shift (A, R0) long (A) ← Logical left barrel shift (A, R0)		_ _ _		_ _ _	* *	* *	* * *		* * *	_ _ _

Table 18	Shift Instructions	(Byte/Word/Long	Word) [18 Instructions]
----------	--------------------	-----------------	-------------------------

*1: 6 when R0 is 0, 5 + (R0) in all other cases.

*2: 6 when R0 is 0, 6 + (R0) in all other cases.

Mner	monic	#	~	RG	В	Operation	LH	AH	I	s	т	N	z	۷	С	RMW
BZ/BEQ	rel	2	*1	0	0	Branch when (Z) = 1	_	-	-	-	_	_	-	-	-	-
BNZ/BN		2	*1	0	0	Branch when $(Z) = 0$	—	—	_	—	—	—	—	—	—	-
BC/BLO		2	*1	0	0	Branch when (C) = 1	—	—	_	—	—	—	—	—	—	-
BNC/BH	IS rel	2	*1	0	0	Branch when $(C) = 0$	_	—	-	-	—	—	—	_	-	—
	rel	2	*1	0	0	Branch when $(N) = 1$	_	—	-	-	—	—	—	_	-	—
	rel	2	*1	0	0	Branch when $(N) = 0$	_	—	-	-	—	—	—	_	-	—
BV	rel	2	*1	0	0	Branch when (V) = 1	—	—	—	—	—	—	—	—	—	—
BNV	rel	2	*1	0	0	Branch when $(V) = 0$	_	—	-	-	—	—	—	_	-	—
BT	rel	2	*1	0	0	Branch when $(T) = 1$	_	—	-	-	—	—	—	_	-	—
	rel	2	*1	0	0	Branch when $(T) = 0$	—	—	—	—	—	—	—	—	—	—
BLT	rel	2	*1	0	0	Branch when (V) xor $(N) = 1$	—	—	—	—	—	—	—	—	—	—
BGE	rel	2	*1	0	0	Branch when (V) xor $(N) = 0$	—	—	—	—	—	—	—	—	—	—
BLE	rel	2	*1	0	0	Branch when $((V) \text{ xor } (N))$ or $(Z) = 1$	_	_	_	_	_	_	—	_	_	-
BGT	rel	2	*1	0	0	Branch when $((V) \text{ xor } (N)) \text{ or } (Z) = 0$	_	_	_	_	_	_	—	_	_	-
BLS	rel	2	*1	0	0	Branch when (C) or $(Z) = 1$	—	_	_	_	—	_	—	_	_	-
BHI	rel	2	*1	0	0	Branch when (C) or $(Z) = 0$	_	_	_	_	_	—	—	_	_	-
BRA	rel	2	*1	0	0	Branch unconditionally	_	_	_	_	_	_	—	_	_	-
						-										
JMP	@A	1	2	0	0	word (PC) \leftarrow (A)	_	_	_	_	_	—	—	_	_	-
JMP	addr16	3	3	0	0	word (PC) ← addr16	_	_	_	_	_	—	—	_	_	-
JMP	@ear	2	3	1	0	word (PC) \leftarrow (ear)	_	_	_	_	_	—	—	_	_	-
JMP	@eam	2+	4+ (a)	0	(c)	word $(PC) \leftarrow (eam)$	_	_	_	_	_	_	—	_	_	_
JMPP	@ear *3	2	5	2	Ó	word (\dot{PC}) \leftarrow (ear), (PCB) \leftarrow (ear +2)	_	_	_	_	_	_	—	_	_	_
JMPP	@eam *3	2+	6+ (a)	0	(d)	word (PC) \leftarrow (eam), (PCB) \leftarrow (eam +2)	_	_	_	_	_	_	—	_	_	_
	addr24	4	4	0	Ó	word (PC) \leftarrow ad24 0 to 15,	_	_	_	_	_	_	_	_	_	_
-						(PCB) ← ad24 16 to 23										
CALL	@ear *4	2	6	1	(c)	word (PC) \leftarrow (ear)	_	_	_	_	_	_	—	_	_	_
	@eam *4	2+	7+ (a)	0	$2 \times (c)$	word $(PC) \leftarrow (eam)$	_	_	_	_	_	_	_	_	_	_
	addr16 *5	3	6	0	(c) ´	word (PC) ← àddr16	_	_	_	_	_	_	_	_	_	_
	#vct4 *5	1	7	0	2× (c)	Vector call instruction	_	_	_	_	_	_	_	_	_	_
CALL		2	10	2	2× (c)	word (PC) \leftarrow (ear) 0 to 15,	_	_	_	_	_	_	_	_	_	_
	Scal -			-	_ ()	$(PCB) \leftarrow (ear) 16 to 23$										
CALLP	@eam *6	2+	11+ (a)	0	*2	word (PC) \leftarrow (eam) 0 to 15,	_	_	_	_	_	_	_	_	_	_
	Geam		(3)	Ū		$(PCB) \leftarrow (eam) 16 to 23$										
CALLP	addr24 *7	4	10	0	2× (c)	word (PC) \leftarrow addr0 to 15,	_	_	_	_	_	_	_	_	_	_
		•		Ŭ	-^ (0)	$(PCB) \leftarrow addr16 to 23$										
						(

 Table 19
 Branch 1 Instructions [31 Instructions]

*1: 4 when branching, 3 when not branching.

*2: (b) + 3 × (c)

*3: Read (word) branch address.

*4: W: Save (word) to stack; R: read (word) branch address.

*5: Save (word) to stack.

*6: W: Save (long word) to W stack; R: read (long word) R branch address.

*7: Save (long word) to stack.

P	Inemonic	#	~	RG	В	Operation	LH	AH	I	s	т	Ν	z	v	с	RMW
	A, #imm8, rel	3	*1	0	0	Branch when byte (A) ≠ imm8	_	_	-	Ι	-	*	*	*	*	_
CWBNE	A, #imm16, rel	4	*1	0	0	Branch when word (A) \neq imm16	-	-	-	-	-	*	*	*	*	-
CBNE	ear, #imm8, rel	4	*2	1	0	Branch when byte (ear) ≠ imm8	_	_	_	_	_	*	*	*	*	_
CBNE	eam, #imm8, rel*10	4+	*3	0	(b)	Branch when byte (eam) ≠ imm8	—	—	—	_	—	*	*	*	*	—
CWBNE	ear, #imm16, rel	5	*4	1	0	Branch when word (ear) \neq imm16	—	—	-	—	—	*	*	*	*	—
CWBNE	eam, #imm16, rel ^{*10}	5+	*3	0	(c)	Branch when word (eam) \neq imm16	-	-	-	-	-	*	*	*	*	-
DBNZ	ear, rel	3	*5	2	0	Branch when byte (ear) = (ear) – 1, and (ear) ≠ 0	-	-	_	_	_	*	*	*	_	-
DBNZ	eam, rel	3+	*6	2	2× (b)	Branch when byte (eam) = $(eam) - 1$, and $(eam) \neq 0$	_	-	_	_	-	*	*	*	_	*
DWBNZ	ear, rel	3	*5	2	0	Branch when word (ear) = $(ear) - 1$, and $(ear) \neq 0$	-	_	_	_	-	*	*	*	-	-
DWBNZ	eam, rel	3+	*6	2	2× (c)	Branch when word (eam) \neq 0 (eam) – 1, and (eam) \neq 0	_	_	_	_	-	*	*	*	_	*
INT	#vct8	2	20	0	8× (c)	Software interrupt	_	_	R	s	_	_	_	_	_	_
INT	addr16	3	16	Õ	6× (c)	Software interrupt	_	_	R	S	_	_	_	_	_	_
INTP	addr24	4	17	Õ	6× (c)	Software interrupt	_	_	R	Š	_	_	_	_	_	_
INT9		1	20	0	8× (c)	Software interrupt	_	_	R	S	_	_	_	_	_	_
RETI		1	15	Õ	*7	Return from interrupt	-	-	*	*	*	*	*	*	*	-
LINK	#imm8	2	6	0	(c)	At constant entry, save old frame pointer to stack, set new frame pointer, and	_	_	_	_	_	_	-	_	_	-
UNLINK		1	5	0	(c)	allocate local pointer area At constant entry, retrieve old frame pointer from stack.	_	_	_	_	_	_	_	_	_	-
RET *8 RETP *9)	1 1	4 6	0 0	(c) (d)	Return from subroutine Return from subroutine	-	- -	-	-	-	-	-	-	-	_ _

Table 20 Branch 2 Instructions [19 Instructions]

*1: 5 when branching, 4 when not branching

*2: 13 when branching, 12 when not branching

*3: 7 + (a) when branching, 6 + (a) when not branching

*4: 8 when branching, 7 when not branching

*5: 7 when branching, 6 when not branching

*6: 8 + (a) when branching, 7 + (a) when not branching

*7: Set to $3 \times (b) + 2 \times (c)$ when an interrupt request occurs, and $6 \times (c)$ for return.

*8: Retrieve (word) from stack

*9: Retrieve (long word) from stack

*10: In the CBNE/CWBNE instruction, do not use the RWj+ addressing mode.

Mnemonic	#	~	RG	В	Operation	LH	АН	I	s	т	N	z	v	с	RMW
			_		•		АП	1	3		IN	2	v	U	
PUSHW A	1	4	0	(c)	word (SP) \leftarrow (SP) –2, ((SP)) \leftarrow (A)	-	-	-	-	-	-	-	-	-	-
PUSHW AH	1	4	0	(c)	word (SP) \leftarrow (SP) –2, ((SP)) \leftarrow (AH)	—	-	-	-	-	-	-	-	-	-
PUSHW PS PUSHW rlst	1 2	4 *3	0 *5	(C) *4	word (SP) \leftarrow (SP) –2, ((SP)) \leftarrow (PS)	-	-	-	-	-	-	-	-	-	_
PUSHWIISI	2				$(SP) \leftarrow (SP) - 2n, ((SP)) \leftarrow (rlst)$	-	-	-	_	_	-	-	-	_	_
POPW A	1	3	0	(c)	word (A) \leftarrow ((SP)), (SP) \leftarrow (SP) +2	_	*	_	_	_	_	_	_	_	_
POPW AH	1	3	Õ	(c)	word (AH) \leftarrow ((SP)), (SP) \leftarrow (SP) +2	_	_	_	_	_	_	_	_	_	_
POPW PS	1	4	Õ	(c) (c)	word (PS) \leftarrow ((SP)), (SP) \leftarrow (SP) +2	_	_	*	*	*	*	*	*	*	_
POPW rlst	2	*2	*5	*4	$(rlst) \leftarrow ((SP)), (SP) \leftarrow (SP) + 2n$	_	_	_	_	—	-	-	_	_	-
	4	4.4	0		Contact quitab instruction			*	*	*	*	*	*	*	
JCTX @A	1	14	0	6× (c)	Context switch instruction	_	-								—
AND CCR, #imm8	2	3	0	0	byte (CCR) \leftarrow (CCR) and imm8	_	_	*	*	*	*	*	*	*	_
OR CCR, #imm8	2	3	0	0 0	byte (CCR) \leftarrow (CCR) or imm8	_	_	*	*	*	*	*	*	*	_
,		· ·	•	Ŭ											
MOV RP, #imm8	2	2	0	0	byte (RP) ←imm8	_	_	-	-	—	-	-	-	_	—
MOV ILM, #imm8	2	2	0	0	byte (ILM) ←imm8	-	-	-	-	-	-	-	-	—	-
MOVEA RWi, ear	2	3	1	0	word (RWi) ←ear	_	_	_	_	_	_	_	_	_	_
MOVEA RWi, eam	2+	2+ (a)	1	0	word (RWi) ←eam	_	_	_	_	_	_	_	_	_	_
MOVEA A, ear	2	1 <u>1</u>	Ö	Ő	word(A) \leftarrow ear	_	*	_	_	_	_	_	_	_	_
MOVEA A, eam	2+	1+ (a)	Õ	Ő	word (A) \leftarrow eam	_	*	_	_	_	_	_	_	_	_
,			-	_											
ADDSP #imm8	2	3	0	0	word (SP) \leftarrow (SP) +ext (imm8)	_	—	-	-	-	-	-	-	—	-
ADDSP #imm16	3	3	0	0	word (SP) \leftarrow (SP) +imm16	—	-	-	-	—	-	-	-	—	—
MOV A, brgl	2	*1	0	0	byte (A) \leftarrow (brgl)	Z	*			_	*	*		_	
MOV brg2, A	2	1	0	0	byte (A) \leftarrow (B (B) byte ($brg2$) \leftarrow (A)	-	_	_	_		*	*	_	_	
NOV DIGZ, A	2	1	0	0	byte (bigz) \leftarrow (A)										
NOP	1	1	0	0	No operation	_	_	_	_	—	_	_	_	_	_
ADB	1	1	0	0	Prefix code for accessing AD space	_	_	_	_	_	-	-	_	_	—
DTB	1	1	Ō	Ō	Prefix code for accessing DT space	_	_	_	_	—	_	-	_	_	_
PCB	1	1	0	0	Prefix code for accessing PC space	_	_	-	-	-	-	-	-	_	—
SPB	1	1	0	0	Prefix code for accessing SP space	—	-	-	—	—	-	-	-	—	—
NCC	1	1	0	0	Prefix code for no flag change	—	-	-	-	-	-	-	-	—	-
CMR	1	1	0	0	Prefix code for common register bank	-	-	-	-	-	-	-	-	—	-
			0								•				

Table 21 Other Control Instructions (Byte/Word/Long Word) [28 Instructions]

*1: PCB, ADB, SSB, USB, and SPB : 1 state

DTB, DPR

: 2 states

*2: 7 + 3 × (pop count) + 2 × (last register number to be popped), 7 when rlst = 0 (no transfer register)

*3: 29 +3 × (push count) – 3 × (last register number to be pushed), 8 when rlst = 0 (no transfer register)

*4: Pop count \times (c), or push count \times (c)

*5: Pop count or push count.

Mnemonic	#	~	RG	В	Operation	LH	AH	I	s	т	Ν	z	۷	С	RMW
MOVB A, dir:bp MOVB A, addr16:bp MOVB A, io:bp	3 4 3	5 5 4	0 0 0	(b) (b) (b)	byte (A) \leftarrow (dir:bp) b byte (A) \leftarrow (addr16:bp) b byte (A) \leftarrow (io:bp) b	Z Z Z	* *				* *	* *			_ _ _
MOVB dir:bp, A MOVB addr16:bp, A MOVB io:bp, A	3 4 3	7 7 6	0 0 0	2× (b) 2× (b) 2× (b)	bit (dir:bp) $b \leftarrow (A)$ bit (addr16:bp) $b \leftarrow (A)$ bit (io:bp) $b \leftarrow (A)$	- - -	- - -				* * *	* *			* * *
SETB dir:bp SETB addr16:bp SETB io:bp	3 4 3	7 7 7	0 0 0	2× (b) 2× (b) 2× (b)	bit (dir:bp) b \leftarrow 1 bit (addr16:bp) b \leftarrow 1 bit (io:bp) b \leftarrow 1	_ _ _	_ _ _								* * *
CLRB dir:bp CLRB addr16:bp CLRB io:bp	3 4 3	7 7 7	0 0 0	2× (b) 2× (b) 2× (b)	bit (dir:bp) $b \leftarrow 0$ bit (addr16:bp) $b \leftarrow 0$ bit (io:bp) $b \leftarrow 0$	_ _ _	_ _ _								* * *
BBC dir:bp, rel BBC addr16:bp, rel BBC io:bp, rel	4 5 4	*1 *1 *2	0 0 0	(b) (b) (b)	Branch when (dir:bp) $b = 0$ Branch when (addr16:bp) $b = 0$ Branch when (io:bp) $b = 0$	_ _ _	_ _ _					* *			- - -
BBS dir:bp, rel BBS addr16:bp, rel BBS io:bp, rel	4 5 4	*1 *1 *2	0 0 0	(b) (b) (b)	Branch when (dir:bp) b = 1 Branch when (addr16:bp) b = 1 Branch when (io:bp) b = 1	_ _ _	_ _ _					* * *			- - -
SBBS addr16:bp, rel	5	*3	0	2× (b)	Branch when (addr16:bp) b = 1, bit = 1	_	_	_	_	_	_	*	_	-	*
WBTS io:bp	3	*4	0	*5	Wait until (io:bp) b = 1	_	_	_	_	_	_	_	_	_	_
WBTC io:bp	3	*4	0	*5	Wait until (io:bp) b = 0	_	_	_	_	_	_	_	_	_	-

Table 22 Bit Manipulation Instructions [21 Instructions]

*1: 8 when branching, 7 when not branching

*2: 7 when branching, 6 when not branching

*3: 10 when condition is satisfied, 9 when not satisfied

*4: Undefined count

*5: Until condition is satisfied

Note : For an explanation of "(a)" to "(d)", refer to Table 4, "Number of Execution Cycles for Each Type of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

Table 23 Accumulator Manipulation Instructions (Byte/Word) [6 Instructions]

Mnemonic	#	~	RG	В	Operation	LH	AH	I	s	т	N	z	v	С	RMW
SWAP	1	3	0	0	byte (A) 0 to 7 \leftrightarrow (A) 8 to 15	-	-	-	-	-	Ι	-	Ι	-	-
SWAPW/XCHW A,T	1	2	0	0	word $(AH) \leftrightarrow (AL)$	_	*	_	_	—	—	_	—	_	_
EXT	1	1	0	0	byte sign extension	Х	_	_	_	—	*	*	—	_	_
EXTW	1	2	0	0	word sign extension	—	Х	_	—	-	*	*	—	_	—
ZEXT	1	1	0	0	byte zero extension	Ζ	—	—	—	—	R	*	—	-	—
ZEXTW	1	1	0	0	word zero extension		Ζ	-	-	-	R	*	—		-

Mnemonic	#	~	RG	В	Operation	LH	AH	I	s	т	Ν	z	v	С	RMW
MOVS/MOVSI	2	*2	*5	*3	Byte transfer @AH+ \leftarrow @AL+, counter = RW0	_	-	-	-	-	-	-	-	_	-
MOVSD	2	*2	*5	*3	Byte transfer $@AH- \leftarrow @AL-$, counter = RW0	-	-	-	-	-	-	-	-	_	-
SCEQ/SCEQI	2	*1	*5	*4	Byte retrieval (@AH+) – AL, counter = RW0	_	_	_	_	_	*	*	*	*	_
SCEQD	2	*1	*5	*4	Byte retrieval (@AH–) – AL, counter = RW0	-	-	-	-	-	*	*	*	*	-
FISL/FILSI	2	6m +6	*5	*3	Byte filling $@AH+ \leftarrow AL$, counter = RW0	Ι	-	_	Ι	Ι	*	*	_	Ι	-
MOVSW/MOVSWI	2	*2	*8	*6	Word transfer $@AH+ \leftarrow @AL+$, counter = RW0	_	_	_	_	_	_	_	_	_	_
MOVSWD	2	*2	*8	*6	Word transfer $@AH- \leftarrow @AL-$, counter = RW0	-	-	-	-	-	-	-	-	-	-
SCWEQ/SCWEQI	2	*1	*8	*7	Word retrieval (@AH+) – AL, counter = RW0	_	_	_	_	_	*	*	*	*	_
SCWEQD	2	*1	*8	*7	Word retrieval (@AH–) – AL, counter = RW0	-	-	-	-	-	*	*	*	*	—
FILSW/FILSWI	2	6m +6	*8	*6	Word filling @AH+ \leftarrow AL, counter = RW0	-	_	-	-	_	*	*	-	-	-

Table 24 String Instructions [10 Instructions]

m: RW0 value (counter value)

n: Loop count

*1: 5 when RW0 is 0, 4 + 7 \times (RW0) for count out, and 7 \times n + 5 when match occurs

*2: 5 when RW0 is 0, 4 + 8 \times (RW0) in any other case

*3: (b) \times (RW0) + (b) \times (RW0) when accessing different areas for the source and destination, calculate (b) separately for each.

*4: (b) × n

*5: 2 × (RW0)

*6: (c) \times (RW0) + (c) \times (RW0) when accessing different areas for the source and destination, calculate (c) separately for each.


*7: (c) × n


*8: 2 × (RW0)

■ ORDERING INFORMATION

Part number	Package	Remarks
MB90F583CPFV MB90F583CAPFV MB90583CPFV MB90583CAPFV MB90587CPFV MB90587CAPFV	100-pin Plastic LQFP (FPT-100P-M05)	
MB90F583CPF MB90F583CAPF MB90583CPF MB90583CAPF MB90587CPF MB90587CAPF	100-pin Plastic QFP (FPT-100P-M06)	

■ PACKAGE DIMENSIONS





FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED Corporate Global Business Support Division Electronic Devices Shinjuku Dai-Ichi Seimei Bldg. 7-1, Nishishinjuku 2-chome, Shinjuku-ku, Tokyo 163-0721, Japan Tel: +81-3-5322-3347 Fax: +81-3-5322-3386

http://edevice.fujitsu.com/

North and South America

FUJITSU MICROELECTRONICS, INC. 3545 North First Street, San Jose, CA 95134-1804, U.S.A. Tel: +1-408-922-9000 Fax: +1-408-922-9179

Customer Response Center *Mon. - Fri.: 7 am - 5 pm (PST)* Tel: +1-800-866-8608 Fax: +1-408-922-9179

http://www.fujitsumicro.com/

Europe

FUJITSU MICROELECTRONICS EUROPE GmbH Am Siebenstein 6-10, D-63303 Dreieich-Buchschlag, Germany Tel: +49-6103-690-0 Fax: +49-6103-690-122

http://www.fujitsu-fme.com/

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE. LTD. #05-08, 151 Lorong Chuan, New Tech Park, Singapore 556741 Tel: +65-281-0770 Fax: +65-281-0220

http://www.fmap.com.sg/

Korea

FUJITSU MICROELECTRONICS KOREA LTD. 1702 KOSMO TOWER, 1002 Daechi-Dong, Kangnam-Gu,Seoul 135-280 Korea Tel: +82-2-3484-7100 Fax: +82-2-3484-7111

F0011 © FUJITSU LIMITED Printed in Japan All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

The contents of this document may not be reproduced or copied without the permission of FUJITSU LIMITED.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipments, industrial, communications, and measurement equipments, personal or household devices, etc.). CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.