# MEMORY **CMOS** 2 × 512 K × 16 BIT SINGLE DATA RATE I/F FCRAM™

Consumer/Embedded Application Specific Memory

# MB81E161622-10/-12

#### CMOS 2-Bank × 524.288-Word × 16 Bit Fast Cycle Random Access Memory (FCRAM) with Single Data Rate

#### DESCRIPTION

The Fujitsu MB81E161622 is a Fast Cycle Random Access Memory (FCRAM\*) containing 16,777,216 memory cells accessible in a 16-bit format. The MB81E161622 features a fully synchronous operation referenced to a positive edge clock, whereby all operations are synchronized at a clock input which enables high performance and simple user interface coexistence.

The MB81E161622 is utilized using a Fujitsu advanced FCRAM core technology and designed to improve the random access performance and the complexity of controlling regular synchronous DRAM (SDRAM) which require many wait state due to long latency constraints.

The MB81E161622 is ideally suited for various embedded/consumer applications including digital AVs, printers and file storage where a large band width memory is needed.

\* : FCRAM is a trademark of Fujitsu Limited, Japan.

### PRODUCT LINEUP

Parameter		MB81	E161622			
Farameter		-10	-12			
Clock Frequency @CL = 2		100 MHz Max	84 MHz Max			
Burst Mode Cycle Time	CL = 1	15 ns Min	20 ns Min			
Burst Mode Cycle Time	CL = 2	10 ns Min	12 ns Min			
	CL = 1	10 ns Max	14 ns Max			
Access Time From Clock	CL = 2	6 ns Max	7 ns Max			
RAS Cycle Time	·	30 ns Min	36 ns Min			
Operating Current (Icc1)		130 mA Max 120 mA Max				
Power Down Mode Current (Icc2P)		0.6 mA Max				
Self-refresh Current (Icc6)		0.6 mA Max				



### ■ FEATURES

- Single +3.3 V Supply  $\pm 0.3$  V tolerance
- LVTTL compatible I/O interface
- Two-bank operation
- Programmable burst type, burst length, and CAS latency

### PACKAGE

- 4 K refresh cycles every 64 ms
- Auto- and Self-refresh
- CKE power down mode
- Output Enable and Input Data Mask



٦

### ■ PIN ASSIGNMENT

54-Pin TSOP (II) (TOP VIEW) < Normal Bend : FPT-54F	-M02 >
Vcc [1 54	TT Vss
$\begin{array}{c} DQ_0 \boxplus 2 \\ Vccq \boxplus 3 \end{array} \begin{array}{c} 53 \\ 52 \end{array}$	□ DQ15     □ Vssq
$\begin{array}{c} DQ1 \square 4 & 51 \\ DQ2 \square 5 & 50 \end{array}$	□ DQ14 □ DQ13
Vssq □ 6 49 DQ3 □ 7 48	□ Vccq □ DQ12
$\begin{array}{c} DQ4 \boxplus 8 & 47\\ Vccq \boxplus 9 & 46\\ Q & Q & Q \end{array}$	□ DQ11 □ Vssa
$\begin{array}{c} DQ5 \amalg 10 & 45\\ DQ6 \amalg 11 & 44\\ Vesc \amalg 12 & 43\end{array}$	
$\begin{array}{cccc} V_{33} & 12 & -73 \\ DQ7 \square 13 & 42 \\ Vcc \square 14 & 41 \end{array}$	□ DQ8 □ Vss
DQML [15 40 WE [16 39]	
$\begin{array}{c} \hline CAS}{RAS} \square 17 \\ \hline RAS} \square 18 \\ \hline 37 \\ \hline \end{array}$	
$\begin{array}{c} CS \square 19 & 36\\ NC \square 20 & 35 \end{array}$	
BA ∐ 21 34 A10/AP ∐ 22 33 A0 ☐ 22 23	
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	
$\begin{array}{c} A_3 \boxplus 26 \\ Vcc \boxplus 27 \\ 28 \end{array}$	□ A4 □ Vss
(Marking side)	

### ■ PIN DESCRIPTIONS

Symbol	Function
Vcc, Vccq	Supply Voltage
Vss, Vssq *	Ground
DQ <sub>0</sub> to DQ <sub>15</sub>	<ul> <li>Data I/O</li> <li>Lower Byte : DQ<sub>0</sub> to DQ<sub>7</sub></li> <li>Upper Byte : DQ<sub>8</sub> to DQ<sub>15</sub></li> </ul>
DQML, DQMU	DQ MASK
WE	Write Enable
CAS	Column Address Strobe
RAS	Row Address Strobe
CS	Chip Select
BA	Bank Select
AP	Auto Precharge Enable
A <sub>0</sub> to A <sub>10</sub>	Address Input         • Row : A₀ to A₁₀           • Column : A₀ to A₂
CKE	Clock Enable
CLK	Clock Input
NC	No Connection

\*: These pins are connected internally in the chip.

### BLOCK DIAGRAM



### ■ FUNCTIONAL TRUTH TABLE \*1

#### • COMMAND TRUTH TABLE \*2, \*3, \*4

Function	Com-	CI	ΚE			040			<b>A</b> 10	А,	<b>A</b> 7	
Function	mand	n-1	n	LS	RAS	CAS	VE	ВА	(AP)	A <sub>8</sub>	to A₀	
Device Deselect	*5	DESL	Н	Х	Н	Х	Х	Х	Х	Х	Х	Х
No Operation	*5	NOP	Н	Х	L	Н	Н	Н	Х	Х	Х	Х
Burst Stop		BST	Н	Х	L	Н	Н	L	Х	Х	Х	Х
Read	*6	READ	Н	Х	L	Н	L	Н	V	L	Х	V
Read with Auto-precharge	*6	READA	Н	Х	L	Н	L	Н	V	Н	Х	V
Write	*6	WRIT	Н	Х	L	Н	L	L	V	L	Х	V
Write with Auto-precharge	*6	WRITA	Н	Х	L	Н	L	L	V	Н	Х	V
Bank Active	*7	ACTV	Н	Х	L	L	Н	Н	V	V	V	V
Precharge Single Bank	*8	PRE	Н	Х	L	L	Н	L	V	L	Х	Х
Precharge All Banks	*8	PALL	Н	Х	L	L	Н	L	Х	Н	Х	Х
Mode Register Set	*8, 9	MRS	Н	Х	L	L	L	L	Х	Х	V	V

\*1: V = Valid, L = Logic Low, H = Logic High, X = either L or H.

\*2: All commands assumes no CSUS command on previous rising edge of clock.

\*3: All commands are assumed to be valid state transitions.

\*4: All inputs are latched on the rising edge of the clock.

- \*5: The NOP and DESL commands have the same effect on the part. Unless specifically noted, NOP will represent both NOP and DESL commands in later descriptions.
- \*6: The READ, READA, WRIT and WRITA commands should be issued only after the corresponding bank has been activated (ACTV command). Refer to "STATE DIAGRAM" in section "■ FUNCTIONAL DESCRIPTION."
- \*7: The ACTV command should be issued only after the corresponding bank has been precharged (PRE or PALL command).
- \*8: Required after power up. Refer to "POWER-UP INITIALIZATION" in section "
  FUNCTIONAL DESCRIPTION."
- \*9: The MRS command should be issued only after all banks have been precharged (PRE or PALL command) and DQ is in High-Z. Refer to "STATE DIAGRAM" in section "■ FUNCTIONAL DESCRIPTION."

#### • DQM TRUTH TABLE

Function	Command	CI	KE	ромі	ромц	
T unction	Command	n-1	n		Damo	
Data Write/Output Enable for Lower Byte	ENBL L	Н	Х	L	Х	
Data Write/Output Enable for Upper Byte	ENBL U	Н	Х	Х	L	
Data Mask/Output Disable for Lower Byte	MASK L	Н	Х	Н	Х	
Data Mask/Output Disable for Upper Byte	MASK U	Н	Х	Х	Н	

Note : DQML and DQMU control DQ0-7 and DQ8-15, respectively.

#### • CKE TRUTH TABLE

Current	Franklar		Com-	C	٢E		-				<b>A</b> 10	<b>A</b> 9
State	Function		mand	n-1	n	cs	RAS	CAS	WE	ВА	(AP)	to A₀
Bank Active	Clock Suspend Mode Entry	*1	CSUS	Н	L	Х	Х	Х	Х	Х	Х	Х
Any (Except Idle)	Clock Suspend Continue		L	L	х	х	Х	х	Х	х	Х	
Clock Suspend	Clock Suspend Mode Exit			L	н	х	Х	Х	х	Х	х	Х
Idle	Auto-refresh Command	*2	REF	Н	Н	L	L	L	Н	Х	Х	Х
Idle	Self-refresh Entry	*2, *3	SELF	Н	L	L	L	L	Н	Х	Х	Х
Solf Pofrosh	Solf-rofrosh Exit	*1		L	Н	L	Н	Н	Н	Х	Х	Х
		4	SELFA	L	Н	Н	Х	Х	Х	Х	Х	Х
Idle	Power Down Entry	*3	חס	Н	L	L	Н	Н	Н	Х	Х	Х
		5	FD	Н	L	Н	Х	Х	Х	Х	Х	Х
	Power Down Exit			L	Н	L	Н	Н	Н	Х	Х	Х
				L	Н	Н	Х	Х	Х	Х	Х	Х

\*1: The CSUS command requires that at least one bank is active. Refer to "STATE DIAGRAM" in section "■ FUNCTIONAL DESCRIPTION."

\*2: The REF and SELF commands should be issued only after all banks have been precharged (PRE or PALL command) . Refer to "STATE DIAGRAM" in section "■ FUNCTIONAL DESCRIPTION."

\*3: The SELF and PD commands should be issued only after the last read data have been appeared on DQ.

\*4: The CKE should be held High during tREFC.

Current State	CS	RAS	CAS	WE	Addr	Command	Function
	Н	Х	Х	Х	Х	DESL	NOP
	L	Н	Н	Н	Х	NOP	NOP
	L	Н	Н	L	Х	BST	NOP *1
	L	Н	L	Н	BA, CA, AP	READ/READA	Illegal *2
	L	Н	L	L	BA, CA, AP	WRIT/WRITA	Illegal *2
Idle	L	L	Н	Н	BA, RA	ACTV	Bank Active after tRCD
	L	L	Н	L	BA, AP	PRE	NOP
	L	L	Н	L	AP	PALL	NOP *1
	L	L	L	Н	Х	REF/SELF	Auto-refresh or Self-refresh *3, *5
	L	L	L	L	MODE	MRS	Mode Register Set (Idle after tRSC)*3, *6
	Н	Х	Х	Х	Х	DESL	NOP
	L	Н	Н	Н	Х	NOP	NOP
	L	Н	Н	L	Х	BST	NOP
	L	Н	L	Н	BA, CA, AP	READ/READA	Begin Read; Determine AP
Denk Active	L	Н	L	L	BA, CA, AP	WRIT/WRITA	Begin Write; Determine AP
Bank Active	L	L	Н	Н	BA, RA	ACTV	Illegal *2
	L	L	Н	L	BA, AP	PRE	Precharge
	L	L	Н	L	AP	PALL	Precharge *1
	L	L	L	Н	Х	REF/SELF	Illegal
	L	L	L	L	MODE	MRS	Illegal
	Н	х	Х	Х	Х	DESL	NOP (Continue Burst to End $\rightarrow$ Bank Active)
	L	н	н	Н	х	NOP	NOP (Continue Burst to End $\rightarrow$ Bank Active)
	L	Н	Н	L	Х	BST	Burst Stop $\rightarrow$ Bank Active
	L	н	L	Н	BA, CA, AP	READ/READA	Terminate Burst, New Read; Determine AP
Read	L	н	L	L	BA, CA, AP	WRIT/WRITA	Terminate Burst, Start Write; *4 Determine AP
	L	L	Н	Н	BA, RA	ACTV	Illegal *2
	L	L	Н	L	BA, AP	PRE	Terminate Burst, Precharge $\rightarrow$ Idle
	L	L	Н	L	AP	PALL	Terminate Burst, Precharge $\rightarrow$ Idle *1
	L	L	L	Н	Х	REF/SELF	Illegal
	L	L	L	L	MODE	MRS	Illegal

# • OPERATION COMMAND TABLE (Applicable to single bank)

Current State	CS	RAS	CAS	WE	Addr	Command	Function	
	Н	Х	Х	Х	Х	DESL	NOP (Continue Burst to End $\rightarrow$ Bank Active)	
	L	Н	Н	Η	х	NOP	NOP (Continue Burst to End $\rightarrow$ Bank Active)	
	L	Н	Н	L	Х	BST	Burst Stop $\rightarrow$ Bank Active	
	L	Н	L	Η	BA, CA, AP	READ/READA	Terminate Burst, Start Read; Determine AP	*4
Write	L	Н	L	L	BA, CA, AP	WRIT/WRITA	Terminate Burst, New Write; Determine AP	
	L	L	Н	Н	BA, RA	ACTV	Illegal	*2
	L	L	Н	L	BA, AP	PRE	Terminate Burst, Precharge $\rightarrow$ Idle	
	L	L	Н	L	AP	PALL	Terminate Burst, Precharge $\rightarrow$ Idle	*1
	L	L	L	Н	Х	REF/SELF	Illegal	
	L	L	L	L	MODE	MRS	Illegal	
	Н	х	х	Х	х	DESL	NOP (Continue Burst to End $\rightarrow$ Precharge $\rightarrow$ Idle)	
	L	Н	Н	Н	х	NOP	NOP (Continue Burst to End $\rightarrow$ Precharge $\rightarrow$ Idle)	
	L	Н	Н	L	Х	BST	Illegal	
Read with	L	Н	L	Н	BA, CA, AP	READ/READA	Illegal	*2
Auto-	L	Н	L	L	BA, CA, AP	WRIT/WRITA	Illegal	*2
precharge	L	L	Н	Н	BA, RA	ACTV	Illegal	*2
	L	L	Н	L	BA, AP	PRE	Illegal	*2
	L	L	Н	L	AP	PALL	Illegal	
	L	L	L	Н	Х	REF/SELF	Illegal	
	L	L	L	L	MODE	MRS	Illegal	

Current State	CS	RAS	CAS	WE	Addr	Command	Function	
	Н	х	х	х	х	DESL	NOP (Continue Burst to End $\rightarrow$ Precharge $\rightarrow$ Idle)	
	L	н	Н	Н	х	NOP	NOP (Continue Burst to End $\rightarrow$ Precharge $\rightarrow$ Idle)	
	L	Н	Н	L	Х	BST	Illegal	_
Write with	L	Н	L	Н	BA, CA, AP	READ/READA	Illegal *	2
Auto-	L	Н	L	L	BA, CA, AP	WRIT/WRITA	Illegal *	2
precharge	L	L	Н	Н	BA, RA	ACTV	Illegal *	2
	L	L	Н	L	BA, AP	PRE	Illegal *	2
	L	L	Н	L	AP	PALL	Illegal	
	L	L	L	Н	Х	REF/SELF	Illegal	
	L	L	L	L	MODE	MRS	Illegal	
	Н	Х	Х	Х	Х	DESL	NOP (Idle after tRP)	
	L	Н	Н	Н	Х	NOP	NOP (Idle after t <sub>RP</sub> )	
	L	Н	Н	L	Х	BST	NOP (Idle after t <sub>RP</sub> )	
	L	Н	L	Н	BA, CA, AP	READ/READA	Illegal *	2
Brocharging	L	Н	L	L	BA, CA, AP	WRIT/WRITA	Illegal *	2
Frecharging	L	L	Н	Н	BA, RA	ACTV	Illegal *	2
	L	L	Н	L	BA, AP	PRE	NOP	
	L	L	Н	L	AP	PALL	NOP *	1
	L	L	L	Н	Х	REF/SELF	Illegal	
	L	L	L	L	MODE	MRS	Illegal	
	Н	Х	Х	Х	Х	DESL	NOP (Bank Active after tRCD)	
	L	Н	Н	Н	Х	NOP	NOP (Bank Active after tRCD)	
	L	Н	Н	L	Х	BST	NOP (Bank Active after tRCD) *	1
	L	Н	L	Н	BA, CA, AP	READ/READA	Illegal *	2
Bank	L	Н	L	L	BA, CA, AP	WRIT/WRITA	Illegal *	2
Activating	L	L	Н	Н	BA, RA	ACTV	Illegal *	2
	L	L	Н	L	BA, AP	PRE	Illegal *	2
	L	L	Н	L	AP	PALL	Illegal	
	L	L	L	Н	Х	REF/SELF	Illegal	
	L	L	L	L	MODE	MRS	Illegal	

(Continued)
-------------

Current State	CS	RAS	CAS	WE	Addr	Command	Function
Refreshing	Н	Х	Х	Х	Х	DESL	NOP (Idle after tREFC)
	L	Н	Н	Х	Х	NOP/BST	NOP (Idle after tREFC)
	L	Н	L	Х	х	READ/READA/ WRIT/WRITA	Illegal
	L	L	н	Х	х	ACTV/ PRE/PALL	Illegal
	L	L	L	Х	х	REF/SELF/ MRS	Illegal
Mode	Н	Х	Х	Х	Х	DESL	NOP (Idle after trsc)
Register Setting	L	Н	Н	Н	Х	NOP	NOP (Idle after trsc)
Ŭ	L	Н	Н	L	Х	BST	Illegal
	L	Н	L	Х	х	READ/READA/ WRIT/WRITA	Illegal
	L	L	х	х	Х	ACTV/PRE/ PALL/REF/ SELF/MRS	Illegal

#### **ABBREVIATIONS:**

RA = Row AddressBA = Bank AddressCA = Column AddressAP = Auto Precharge

- \*1: Entry may affect other bank.
- \*2: Illegal to the bank in specified state; entry may be legal to the bank specified by BA, depending on the state of that bank.

\*3: Illegal if any bank is not idle.

- \*4: Must satisfy bus contention, bus turn around, and/or write recovery requirements. Refer to "TIMING DIAGRAM -11 & -12" in section "■ TIMIMG DIAGRAMS."
- \*5: The SELF command should be issued only after the last read data has been appeared on DQ.

\*6: The MRS command should be issued only when all DQ are in High-Z.

Note: All entries in OPERATION COMMAND TABLE assume that the CKE was High during the proceeding clock cycle and the current clock cycle.

Illegal means that the device operation and/or data-integrity are not guaranteed. If used, power up sequence will be asserted after power shut down.

<ul> <li>COMMAND TRUTH TABLE FOR (</li> </ul>	CKE
-----------------------------------------------	-----

Current State	CKE (n-1)	CKE (n)	CS	RAS	CAS	WE	Addr	Function
	Н	Х	Х	Х	Х	Х	Х	Invalid
	L	Н	Н	х	х	х	Х	Exit Self-refresh (Self-refresh Recovery $\rightarrow$ Idle after trefec)
Self-	L	Н	L	н	Н	Н	Х	Exit Self-refresh (Self-refresh Recovery $\rightarrow$ Idle after trefec)
refresh	L	Н	L	Н	Н	L	Х	Illegal
	L	Н	L	Н	L	Х	Х	Illegal
	L	Н	L	L	Х	Х	Х	Illegal
	L	L	Х	Х	Х	Х	Х	NOP (Maintain Self-refresh)
	L	Х	Х	Х	Х	Х	Х	Invalid
	Н	Н	Н	Х	Х	Х	Х	Idle after tREFC
Self-	Н	Н	L	Н	Н	Н	Х	Idle after tREFC
refresh	Н	Н	L	Н	Н	L	Х	Illegal
Recovery	Н	Н	L	Н	L	Х	Х	Illegal
	Н	Н	L	L	Х	Х	Х	Illegal
	Н	L	Х	Х	Х	Х	Х	Illegal *1
	Н	Х	Х	Х	Х	Х	Х	Invalid
	L	Н	Н	Х	Х	Х	Х	Exit Power Down Mode Side
_	L	Н	L	Н	Н	Н	Х	
Power Down	L	L	Х	Х	Х	Х	Х	NOP (Maintain Power Down Mode)
	L	Н	L	L	Х	Х	Х	Illegal
	L	Н	L	Н	L	Х	Х	Illegal
	L	Н	L	Н	Н	Х	Х	Illegal

(Continued)

Current State	CKE (n-1)	CKE (n)	CS	RAS	CAS	WE	Addr	Function
	Н	Н	Н	Х	Х	Х	V	Refer to the Operation Command Table.
	Н	Н	L	Н	Х	Х	V	Refer to the Operation Command Table.
	Н	Н	L	L	Н	Х	V	Refer to the Operation Command Table.
	Н	Н	L	L	L	Н	Х	Auto-refresh
	Н	Н	L	L	L	L	V	Refer to the Operation Command Table.
All	Н	L	Н	Х	Х	Х	Х	Power Down
Banks	Н	L	L	Н	н	Н	Х	Power Down
Idle	Н	L	L	Н	н	L	Х	Illegal
	Н	L	L	Н	L	Х	Х	Illegal
	Н	L	L	L	н	Х	Х	Illegal
	Н	L	L	L	L	Н	Х	Self-refresh *2
	H L L L L X Illegal		Illegal					
	L	Х	Х	Х	Х	Х	Х	Invalid
Bank Active Bank Activating Read/Write	н	Н	Х	х	х	х	х	Refer to the Operation Command Table.
Read with Auto-	Н	L	Х	х	х	х	х	Begin Clock Suspend next cycle
Write with Auto- precharge	precharge/ Write with Auto- precharge		х	х	х	х	х	Invalid
	Н	Х	Х	Х	Х	Х	Х	Invalid
Clock	L	Н	Х	Х	Х	Х	Х	Exit Clock Suspend next cycle
Cuspena	L	L	Х	Х	Х	Х	Х	Maintain Clock Suspend
Any State	L	Х	Х	Х	Х	Х	Х	Invalid
Other Than	Н	Н	Х	Х	Х	Х	Х	Refer to the Operation Command Table.
Above	Н	L	Х	Х	Х	Х	Х	Illegal

\*1: CKE should be held High for tREFC period.

\*2: The SELF command should be issued only after the last data has been appeared on DQ.

Note: All entries in "COMMAND TRUTH TABLE FOR CKE" are specified at CKE (n) state and CKE input from CKE (n–1) to CKE (n) state must satisfy the corresponding setup and hold time for CKE.

### FUNCTIONAL DESCRIPTION

#### SDRAM BASIC FUNCTION

Three major differences between SDRAMs and conventional DRAMs are : a synchronized operation, a burst mode, and a mode register.

The **synchronized operation** is the fundamental difference. An SDRAM uses a clock input for synchronization, while a DRAM is basically asynchronous memory although it has been using two clocks, RAS and CAS. Each operation of a DRAM is determined by their timing phase differences while each operation of the SDRAM is determined by commands and all operations are referenced to a rising edge of a clock. Fig 2 shows the basic timing diagram differences between SDRAMs and DRAMs.

The **burst mode** is a very high speed access mode utilizing an internal column address generator. Once a column address for the first access is set, following addresses are automatically generated by the internal column address counter.

The **mode registe**r is to configure the SDRAM operation and function into desired system conditions. MODE REGISTER TABLE shows how the SDRAM can be configured for system requirements by mode register programming.

#### FCRAM™

The MB81E161622 utilizes FCRAM core technology. The FCRAM is an acronym for Fast Cycle Random Access Memory and provides very fast random cycle time, low latency and low power consumption than regular DRAMs.

#### CLOCK (CLK) and CLOCK ENABLE (CKE)

All input and output signals of the SDRAM use register type buffers. A CLK is used as a trigger for the register and internal burst counter increment. All inputs are latched by a rising edge of a CLK. All outputs are validated by the CLK. A CKE is a high active clock enable signal. When CKE = Low is latched at a clock input during active cycle, the next clock will be internally masked. During idle state (all banks have been precharged), the Power Down mode (standby) is entered with CKE = Low and this will make extremely low standby current.

#### CHIP SELECT (CS)

A  $\overline{CS}$  enables all command inputs,  $\overline{RAS}$ ,  $\overline{CAS}$ ,  $\overline{WE}$  and address inputs. When the  $\overline{CS}$  is High, command signals are negated but internal operations such as a burst cycle will not be suspended. If such a control isn't needed, the  $\overline{CS}$  can be tied to ground level.

#### COMMAND INPUT (RAS, CAS and WE)

Unlike a conventional DRAM, RAS, CAS, and WE do not directly imply SDRAM operations, such as Row address strobe by RAS. Instead, each combination of RAS, CAS, and WE inputs in conjunction with CS input at the rising edge of the CLK determines SDRAM operations. Refer to "■ FUNCTIONAL TRUTH TABLE."

#### ADDRESS INPUT (A<sub>0</sub> to A<sub>10</sub>)

Address input selects an arbitrary location of a total of 524,288 words of each memory cell matrix. A total of nineteen address input signals are required to decode such a matrix. The SDRAM adopts an address multiplexer in order to reduce the pin count of the address line. At a Bank Active command (ACTV), eleven Row addresses are initially latched and the remainder of eight Column addresses are then latched by a Column address strobe command of either a Read command (READ or READA) or a Write command (WRIT or WRITA).

#### **BANK SELECT (BA)**

This SDRAM has two banks and each bank contains 512 K words by 16-bit. Bank selection by A<sub>11</sub> occurs at Bank Active command (ACTV) followed by read (READ or READA), write (WRIT or WRITA), and precharge commands (PRE or PALL).

#### DATA INPUTS AND OUTPUTS (DQ0 to DQ15)

Input data is latched and written into the memory at the clock following the write command input. Data output is obtained by the following conditions followed by a read command input :

trac; from the bank active command when trcb (Min) is satisfied. (This parameter is reference only.)

tcac; from the read command when trcd is greater than trcd (Min) at CL = 1.

tac ; from the clock edge after tRAC and tCAC.

The polarity of the output data is identical to that of input data. Data is valid between access time (determined by the three conditions above) and the next positive clock edge  $(t_{OH})$ .

#### DATA I/O MASK (DQML/DQMU)

DQML and DQMU are an active high enable input and have an output disable and input mask functions. During burst cycle and when DQML/DQMU = High is latched by a clock, input is masked at the same clock and output will be masked at the second clock later while internal burst counter will increment by one or will go to the next stage depending on the burst type.

#### **BURST MODE OPERATION**

The burst mode provides faster memory access. The burst mode is implemented by keeping the same Row address and by automatically strobing column address. Access time and cycle time of Burst mode is specified as  $t_{CAC}/t_{AC}$  and  $t_{CK}$ , respectively. The internal column address counter operation is determined by a mode register which defines burst type and the burst count length of 1, 2, 4 or 8 bits of boundary. In order to terminate or move from the current burst mode to the next stage while the remaining burst count is more than 1, the following combinations will be required :

Current Stage	Next Stage	Γ	Method (Assert the following command)
Burst Read	Burst Read		Read Command
Burst Read	Buret Write	1st Step	Mask Command (Normally 3 clock cycles)
	Buist White	2nd Step	Write Command after Iowd
Burst Write	Burst Write		Write Command
Burst Write	Burst Read		Read Command
Burst Read	Precharge		Precharge Command
Burst Write	Precharge		Precharge Command

#### **BURST TYPE**

The burst type can be selected either sequential or interleave mode if burst length is 2, 4 or 8. The sequential mode is an incremental decoding scheme within a boundary address to be determined by count length, it assigns +1 to the previous (or initial) address until reaching the end of boundary address and then wraps around to the least significant address (= 0). The interleave mode is a scrambled decoding scheme for  $A_0$  through  $A_2$ . If the first access of column address is even (0), the next address will be odd (1), or vice-versa.

Burst Length	Starting Column Address A <sub>2</sub> A <sub>1</sub> A <sub>0</sub>	Sequential Mode	Interleave Mode
2	X X 0	0 – 1	0 – 1
2	X X 1	1 – 0	1 – 0
	X 0 0	0-1-2-3	0-1-2-3
4	X 0 1	1-2-3-0	1-0-3-2
4	X 1 0	2-3-0-1	2-3-0-1
	X 1 1	3-0-1-2	3-2-1-0
	0 0 0	0 - 1 - 2 - 3 - 4 - 5 - 6 - 7	0 - 1 - 2 - 3 - 4 - 5 - 6 - 7
	0 0 1	1-2-3-4-5-6-7-0	1-0-3-2-5-4-7-6
	0 1 0	2 - 3 - 4 - 5 - 6 - 7 - 0 - 1	2 - 3 - 0 - 1 - 6 - 7 - 4 - 5
0	0 1 1	3-4-5-6-7-0-1-2	3 - 2 - 1 - 0 - 7 - 6 - 5 - 4
0	1 0 0	4-5-6-7-0-1-2-3	4-5-6-7-0-1-2-3
	1 0 1	5 - 6 - 7 - 0 - 1 - 2 - 3 - 4	5 - 4 - 7 - 6 - 1 - 0 - 3 - 2
	1 1 0	6 - 7 - 0 - 1 - 2 - 3 - 4 - 5	6-7-4-5-2-3-0-1
	1 1 1	7-0-1-2-3-4-5-6	7-6-5-4-3-2-1-0

#### FULL COLUMN BURST AND BURST STOP COMMAND (BST)

The full column burst is an option of burst length and available only at sequential mode of burst type. This full column burst mode is repeatedly access to the same row. If burst mode reaches the end of column address, then it wraps around to the first column address (= 0) and continues to count until interrupted by the new read (READ) /write (WRIT), precharge (PRE), or burst stop (BST) commands. The selection of Auto-precharge option is illegal during the full column burst operation.

The BST command is applicable to terminate the burst operation. If the BST command is asserted during the burst mode, its operation is terminated immediately and the internal state moves to Bank Active.

When a read mode is interrupted by the BST command, the output will be in High-Z.

For the detailed rule, please refer to "TIMING DIAGRAM-8" in section "■ TIMING DIAGRAMS."

When a write mode is interrupted by the BST command, the data to be applied at the same time with the BST command will be ignored.

#### PRECHARGE AND PRECHARGE OPTION (PRE, PALL)

The SDRAM memory core is the same as a conventional DRAM's, requiring precharge and refresh operations. Precharge rewrites the bit line and reset the internal Row address line and is executed by the Precharge command (PRE). With the Precharge command, the SDRAM will automatically be in standby state after precharge time  $(t_{\text{RP}})$ .

The precharged bank is selected by combination of AP and BA when the Precharge command is asserted. If AP = High, all banks are precharged regardless of BA (PALL) . If AP = Low, a bank to be selected by A<sub>11</sub> is precharged (PRE).

The auto-precharge enters precharge mode at the end of burst mode of read or write without the Precharge command assertion.

This auto precharge is entered by AP = High when a read or write command is asserted. Refer to "■ FUNC-TIONAL TRUTH TABLE."

#### **AUTO-REFRESH (REF)**

The Auto-refresh uses the internal refresh address counter. The SDRAM Auto-refresh command (REF) generates the Precharge command internally. All banks of the SDRAM should be precharged prior to the Auto-refresh command. The Auto-refresh command should also be asserted every 15.6  $\mu$ s or a total 4096 refresh commands within a 64 ms period.

#### SELF-REFRESH ENTRY (SELF)

The Self-refresh function provides automatic refresh by an internal timer as well as the Auto-refresh and will continue the refresh function until cancelled by SELFX.

The Self-refresh is entered by applying an Auto-refresh command in conjunction with CKE = Low (SELF). Once the SDRAM enters the self-refresh mode, all inputs except for CKE will be "don't care" (either logic high or low level state) and outputs will be in a High-Z state. During a self-refresh mode, CKE = Low should be maintained. The SELF command should be issued only after the last read data has been appeared on DQ.

Note : When the burst refresh method is used, a total of 4096 auto-refresh commands must be asserted within 4 ms prior to the self-refresh mode entry.

#### SELF-REFRESH EXIT (SELFX)

To exit the Self-refresh mode, apply minimum tcksP after CKE brought high, and then the No operation command (NOP) or the Deselect command (DESL) should be asserted within one tRC period. The CKE should be held High within one tRC period after tcksP. Refer to "Timing Diagram-16" in section "■ TIMING DIAGRAMS" for the detail.

It is recommended to assert an Auto-refresh command just after the tRC period to avoid the violation of refresh period.

Note : When the burst refresh method is used, a total of 4096 auto-refresh commands must be asserted within 4 ms after the Self-refresh exit.

#### MODE REGISTER SET (MRS)

The mode register of the SDRAM provides a variety of operations. The register consists of three operation fields; Burst Length, Burst Type, and CAS latency. Refer to "■ MODE REGISTER TABLE."

The mode register can be programmed by the Mode Register Set command (MRS). Each field is set by the address line. Once a mode register is programmed, the contents of the register will be held until re-programmed by another MRS command (or part loses power). The MRS command should be issued only when DQ is in High-Z.

The condition of the mode register is undefined after the power-up stage. It is required to set each field after initialization of the SDRAM. Refer to "POWER-UP INITIALIZATION" below.

#### **POWER-UP INITIALIZATION**

The SDRAM internal condition after power-up will be undefined. It is required to follow the following Power On Sequence to execute read or write operation.

- 1. Apply the power and start the clock. Attempt to maintain either the NOP or DESL command at the input.
- 2. Maintain stable power, stable clock, and NOP condition for a minimum of 100  $\mu$ s.
- 3. Precharge all banks by the Precharge (PRE) or Precharge All command (PALL) .
- 4. Assert minimum of 2 Auto-refresh commands (REF) .
- 5. Program the mode register by the Mode Register Set command (MRS).

In addition, it is recommended that DQM and CKE track Vcc to insure that output is High-Z state. The Mode Register Set command (MRS) can be set before 2 Auto-refresh commands (REF).







### BANK OPERATION COMMAND TABLE

MINIMUM CLOCK LATENCY OR DELAY TIME FOR SINGLE BANK OPERATION

Second command (same bank) First	MRS	ACTV	READ	*3 READA	WRIT	∗₃ WRITA	PRE	PALL	REF	SELF	BST
command											
MRS	trsc	trsc					trsc	trsc	trsc	trsc	trsc
ACTV			<b>t</b> rcd	trcd	<b>t</b> rcd	trcd	tras	tras			1
READ			1	1	*4 1	*4 1	*3 1	*3 1			1
READA	*1 CL + BL	CL + BL-1					*3 CL + BL-1	*3 CL + BL-1	*1 CL + BL-1	*1 CL + BL-1	
WRIT			twr	<b>t</b> wr	1	1	*3 <b>t</b> dpl	*3 <b>t</b> dpl			1
WRITA	*1 <b>BL-1</b> + tdal	BL-1 + tdal					*3 BL-1 + tdal	*3 BL-1 + tdal	*1 BL-1 + tdal	*1 BL-1 + t <sub>DAL</sub>	
PRE	*1, *2 <b>t</b> RP	trp					1	*3 1	*1 trp	*1, *5 <b>t</b> RP	1
PALL	*2 trp	trp					1	1	trp	*5 <b>t</b> RP	1
REF	<b>t</b> refc	trefc					<b>t</b> refc	<b>t</b> refc	<b>t</b> REFC	<b>t</b> refc	<b>t</b> refc
SELFX	<b>t</b> REFC	<b>t</b> REFC					<b>t</b> REFC	<b>t</b> REFC	<b>t</b> REFC	<b>t</b> REFC	<b>t</b> REFC

\*1: Assume all banks are in idle state.

\*2: Assume output is in High-Z state.

\*3: Assume tRAS (Min) is satisfied.

\*4: Assume no I/O conflict.

\*5: Assume the last data have been appeared on DQ.

Illegal Command.

### MULTI BANK OPERATION COMMAND TABLE

MINIMUM CLOCK LATENCY OR DELAY TIME FOR MULTI BANK OPERATION

Second command (other bank) First command	MRS	ACTV	⁺₄ READ	*4, *5 READA	*₄ WRIT	*4, *5 WRITA	PRE	PALL	REF	SELF	BST
MRS	trsc	trsc					trsc	trsc	trsc	trsc	<b>t</b> RSC
ACTV		*1 <b>t</b> rrd	*6 1	*6 1	*6 <b>1</b>	*6 1	*5, *6 <b>1</b>	*6 tras			1
READ		*1, *3 <b>1</b>	1	1	*8 1	*8 1	*5 1	*5 1			1
READA	*1 CL + BL	*1, *3 <b>1</b>	*5 1	*5 <b>1</b>	*5, *8 <b>1</b>	*5, *8 <b>1</b>	*5 <b>1</b>	*5 CL + BL-1	*1 CL + BL-1	*1 CL + BL-1	
WRIT		*1, *3 <b>1</b>	1	1	1	1	*5 1	*5 <b>t</b> dpl			1
WRITA	*1 <b>BL-1</b> + tdal	*1, *3 <b>1</b>	*5 <b>1</b>	*5 1	*5 <b>1</b>	*5 <b>1</b>	*5 1	*5 BL-1 + tdal	*1 <b>BL-1</b> + tdal	*1 BL-1 + t <sub>DAL</sub>	
PRE	*1, *2 <b>t</b> RP	*1, *3 <b>1</b>	*6 1	*6 1	*6 <b>1</b>	*6 1	*5, *6 <b>1</b>	*6 1	*1 <b>t</b> RP	*1, *7 <b>t</b> RP	1
PALL	*2 <b>t</b> RP	trp					1	1	<b>t</b> RP	*7 <b>t</b> RP	1
REF	<b>t</b> REFC	<b>t</b> REFC					<b>t</b> REFC	<b>t</b> REFC	<b>t</b> REFC	<b>t</b> REFC	<b>t</b> REFC
SELFX	<b>t</b> REFC	<b>t</b> REFC					<b>t</b> REFC	<b>t</b> REFC	<b>t</b> REFC	<b>t</b> REFC	<b>t</b> REFC

\*1: Assume all banks are in idle state.

\*2: Assume output is in High-Z state.

\*3: trrd (Min) of other bank (the second command will be asserted) is satisfied.

\*4: Assume other bank is in active, read or write state.

\*5: Assume tRAS (Min) is satisfied.

\*6: Assume other banks are not in READA/WRITA state.

\*7: Assume the last data have been appeared on DQ.

\*8: Assume no I/O conflict.

Illegal Command.

### ■ MODE REGISTER TABLE

#### MODE REGISTER SET



### ABSOLUTE MAXIMUM RATINGS

Baramotor	Symbol	Ra	Unit	
Falameter	Symbol	Min	Max	Unit
Voltage of Vcc Supply Relative to Vss	Vcc, Vccq	-0.5	to +4.6	V
Voltage at Any Pin Relative to Vss	Vin, Vout	-0.5	to +4.6	V
Short Circuit Output Current	Ιουτ	-50	to +50	mA
Power Dissipation	PD		1.3	W
Storage Temperature	Тѕтс	-55	to +125	°C

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

## RECOMMENDED OPERATING CONDITIONS

#### (Referenced to Vss)

Paramotor	Notos	Symbol		Unit		
Falanietei	NOLES	Symbol	Min	Тур	Max	Onit
Supply Voltage		Vcc, Vccq	3.0	3.3	3.6	V
Supply Voltage		Vss, Vssq	0	0	0	V
Input High Voltage	*1	Vih	2.0	—	Vcc + 0.5	V
Input Low Voltage	*2	VIL	-0.5	—	0.8	V
Ambient Temperature		Та	0	—	+70	°C

\*1: Overshoot limit : VIH (Max)

= 4.6 V for pulse width  $\leq$  5 ns acceptable, pulse width measured at 50% of pulse amplitude.



\*2: Undershoot limit : VIL (Min)

=  $V_{SS} - 1.5$  V for pulse width  $\leq 5$  ns acceptable, pulse width measured at 50% of pulse amplitude.



WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

# ■ PIN CAPACITANCE

(Ta = 25 °C, f = 1 MHz)

Parameter	Symbol	Min	Тур	Max	Unit
Input Capacitance, Except for CLK	CIN1	2.5	—	5.0	pF
Input Capacitance for CLK	CIN2	2.5	—	4.0	pF
I/O Capacitance	Cı/o	4.0	—	6.5	pF

# ■ ELECTRICAL CHARACTERISTICS

## 1. DC Characteristics

### (At recommended operating conditions unless otherwise noted.)

Para	motor	Symbol	Condition	Va	Unit	
Fala	linelei	Symbol	Condition	Min	Max	Unit
Output High Voltage	•	Vон (dc)	Iон = −2 mA	2.4	—	V
Output Low Voltage		Vol (dc)	Iol = 2 mA		0.4	V
Input Leakage Curre	ent (Any Input)	lu	$\begin{array}{l} 0 \ V \leq V_{\text{IN}} \leq V_{\text{CC}}; \\ \text{All other pins not under} \\ \text{test} = 0 \ V \end{array}$	-5	5	μA
Output Leakage Cu	rent	ILO	$0 V \le V_{IN} \le V_{CC};$ Data out disabled	-5	5	μΑ
Operating Current (Average Power Supply Current)	MB81E161622-10		Burst Length = 4 $t_{RC}$ = Min for BL = 4 $t_{CK}$ = Min One bank active		130	
	MB81E161622-12	Icc1	Addresses changed up to one time during tck (Min) $0 V \le V_{IN} \le V_{IL}$ Max $V_{IH}$ Min $\le V_{IN} \le V_{CC}$		120	mA
Precharge Standby Current		Ісс2р	$\label{eq:cc2P} \begin{array}{l} CKE = V_{IL} \\ All \ banks \ idle, \ t_{\mathsf{CK}} = Min \\ Power \ down \ mode \\ O \ V \leq V_{IN} \leq V_{IL} \ Max \\ V_{IH} \ Min \leq V_{IN} \leq V_{CC} \end{array}$		0.6	mA
(Power Supply Curi	ent)	$I_{CC1} = I_{CC1} = I_{C$	_	0.6	mA	
Precharge Standby Current		Ісс2и	$\begin{array}{l} CKE = V_{IH} ,  All  banks  idle \\ t_{CK} = 15  ns \\ NOP  command  only, \\ Input  signals  (except  to \\ CMD)  are  changed  one \\ time  during  30  ns \\ 0  V \leq V_{IN} \leq V_{IL}  Max \\ V_{IH}  Min \leq V_{IN} \leq V_{CC} \end{array}$		20	mA
		ICC2NS	$\begin{array}{l} CKE=V_{IH}\\ All \ banks \ idle\\ CLK=V_{IH} \ or \ V_{IL}\\ Input \ signal \ are \ stable\\ 0 \ V\leqV_{IN}\leqV_{IL} \ Max\\ V_{IH} \ Min\leqV_{IN}\leqV_{CC} \end{array}$		2	mA

Dara		Cumhal	Condition	Va	lue	11
Para	meter	Symbol	Condition	Min	Max	Unit
		Іссзр	$\begin{array}{l} CKE = V_{IL} \\ Any \ bank \ active \\ tck = Min \\ 0 \ V \leq V_{IN} \leq V_{IL} \ Max \\ V_{IH} \ Min \leq V_{IN} \leq V_{CC} \end{array}$		1	mA
		Іссзря	$\begin{array}{l} CKE = V_{IL} \\ Any \ bank \ active \\ CLK = V_{IH} \ or \ V_{IL} \\ 0 \ V \leq V_{IN} \leq V_{IL} \ Max \\ V_{IH} \ Min \leq V_{IN} \leq V_{CC} \end{array}$	_	1	mA
Active Standby Current (Power Supply Current)		Іссзи	$\begin{array}{l} CKE = V_{IH} \\ Any \text{ bank active} \\ tck = 15 \text{ ns} \\ NOP \text{ command only,} \\ Input signals (except to \\ CMD) \text{ are changed one} \\ time during 30 ns \\ 0 \ V \leq V_{IN} \leq V_{IL} \ Max \\ V_{IH} \ Min \leq V_{IN} \leq V_{CC} \end{array}$		20	mA
		Iccans	$\begin{array}{l} CKE = V_{IH} \\ Any \ bank \ active \\ CLK = V_{IH} \ or \ V_{IL} \\ Input \ signals \ are \ stable \\ 0 \ V \leq V_{IN} \leq V_{IL} \ Max \\ V_{IH} \ Min \leq V_{IN} \leq V_{CC} \end{array}$		2	mA
Burst mode Current	MB81E161622-10		tck = Min Burst Length = 4 Output pin open All-banks active		100	mΔ
Supply Current)	MB81E161622-12	1004	Gapless data $0 V \le V_{IN} \le V_{IL} Max$ $V_{IH} Min \le V_{IN} \le V_{CC}$		90	ША
Refresh Current #1	MB81E161622-10		Auto-refresh; tcκ = Min		80	
(Average Power Supply Current)	MB81E161622-12		$      t_{\text{REFC}} = \text{MIN} \\ 0 \ V \le V_{\text{IN}} \le V_{\text{IL}} \ \text{Max} \\ V_{\text{IH}} \ \text{Min} \le V_{\text{IN}} \le V_{\text{CC}} $		70	mA
Refresh Current #2 (Average Power Su	pply Current)	Icc6	Self-refresh; $t_{CK} = Min$ $CKE \le 0.2 V$ $0 V \le V_{IN} \le V_{IL} Max$ $V_{IH} Min \le V_{IN} \le V_{CC}$		0.6	mA

Notes: • All voltages are referenced to Vss.

• DC characteristics are measured after following the POWER-UP INITIALIZATION procedure.

• Icc depends on output termination, load conditions, clock rate, number of address and/or command change within certain period. The specified values are obtained with the output open.

### 2. AC Characteristics

- AC characteristics are measured after following the POWER-UP INITIALIZATION procedure.
- AC characteristics assume  $t_T = 1$  ns and 50  $\Omega$  of terminated load.
- 1.4 V is the reference level for measuring timing of input signals. Transition times are measured between  $V_{IH}$  (Min) and  $V_{IL}$  (Max) . Refer to Fig. 5.
- At recommended operating conditions unless otherwise noted.

#### • BASIC CHARACTERISTICS

Parameter	Parameter				61622-10	MB81E1	Unit	
Falameter			Symbol	Min	Max	Min	Max	Unit
Clock Pariod		CL = 1	<b>t</b> ск1	15		20		ns
CIUCK FEIIUU			tск2	10		12		ns
Clock High Time	*1		tсн	3		4		ns
Clock Low Time	*1		tc∟	3		4	_	ns
Input Setup Time	*1		tsı	2		2		ns
Input Hold Time except for CKE	*1		tнı	1	_	1.5	_	ns
RAS Access Time	*2		<b>t</b> RAC		25		34	ns
CAS Access Time *	<sup>•</sup> 1, 3		<b>t</b> CAC		10		14	ns
Access Time from Clock	3 1	CL = 1	<b>t</b> AC1		10		14	ns
(tск = Min)	, 0, 1	CL = 2	t <sub>AC2</sub>		6		7	ns
Output in Low-Z	*1		t∟z	0		0		ns
Output in High-7	1 5	CL = 1	tHZ1	3	10	3	14	ns
	1, 5	CL = 2	tHZ2	5	6	5	7	ns
Output Hold Time *	1, 3		tон	3		3		ns
Time between Auto-Refresh command inte	erval	*2	<b>t</b> REFI		15.6		15.6	μs
Time between Refresh			<b>t</b> REF		64	—	64	ms
Transition Time	*1		t⊤	0.5	10	0.5	10	ns
CKE Setup Time for Power Down Exit Time	*1		tскsp	3		3		ns

\*1: If input signal transition time (t<sub>T</sub>) is longer than 1 ns; [ (t<sub>T</sub> / 2) -0.5] ns should be added to t<sub>CAC</sub> (Max) , t<sub>AC</sub> (Max) , t<sub>HZ</sub> (Max) , and t<sub>CKSP</sub> (Min) spec values, [ (t<sub>T</sub> / 2) -0.5] ns should be subtracted from t<sub>LZ</sub> (Min) , t<sub>HZ</sub> (M

\*2: This value is for reference only.

\*3: Measured under AC test load circuit shown in Fig. 4.

\*4: tac also specifies the access time at burst mode except for first access at CL = 1.

\*5: Specified where output buffer is no longer driven.

•	BASE	VALUES	FOR	CLOCK	COUNT/L	ATENCY
---	------	--------	-----	-------	---------	--------

		Symbol	MB81E161622				
Parameter	-10		-12		Unit		
			Min	Max	Min	Max	
RAS Cycle Time *1		<b>t</b> <sub>RC</sub>	30	—	36	—	ns
RAS Precharge Time	<b>t</b> RP	10	—	12		ns	
RAS Active Time	tras	15	110000	20	110000	ns	
RAS to CAS Delay Time	<b>t</b> RCD	10	—	12		ns	
Write Recovery Time	twr	10		12		ns	
RAS to RAS Bank Active D	<b>t</b> RRD	10		12		ns	
Data-in to Precharge Lead	<b>t</b> dpl	10		12		ns	
Data-in to Active/	CL = 1	tdal1	15		20		ns
Refresh Command Period	CL = 2	tdal2	20		24		ns
Refresh Cycle Time	<b>t</b> REFC	50		60		ns	
Mode Resister Set Cycle Time		trsc	10		12		ns

### CLOCK COUNT FORMULA \*2

 $Clock \ge \underline{Base Value}$  (Round up to a whole number)

- \*1: trc (Min) is not sum of tras (Min) and trp (Min). Actual clock count of trc (Irc) must satisfy trc (Min), tras (Min) and trp (Min).
- \*2: All base values are measured from the clock edge at the command input to the clock edge for the next command input. All clock counts are calculated by a simple formula : clock count equals base value divided by clock period (round up to a whole number).

Parameter	Notes	Symbol	MB81E161622 -10	MB81E161622 -12	Unit
CKE to Clock Disable			1	1	cycle
DQM to Output in High-Z			2	2	cycle
DQM to Input Data Delay			0	0	cycle
Last Output to Write Command Delay			2	2	cycle
Write Command to Input Data Delay			0	0	cycle
Procharge to Output in High 7 Delay		IROH1	1	1	cycle
Frecharge to Output in Frigh-2 Delay	CL = 2	IROH2	2	2	cycle
Burst Stop Command to Output in High-7 Delay	CL = 1	IBSH1	1	1	cycle
Buist Stop Command to Output in high-2 Delay	CL = 2	Івзн2	2	2	cycle
CAS to CAS Delay (Min)	Ісср	1	1	cycle	
CAS Bank Delay (Min)			1	1	cycle

• LATENCY - FIXED VALUES (The latency values on these parameters are fixed regardless of clock period.)











#### TIMING DIAGRAMS



\*3: During the write mode, data at the next clock of the CSUS command is ignored.



\*4: The ACTV command can be latched after tcksp (Min) + 1 clock (Min).















![](_page_37_Figure_1.jpeg)

![](_page_37_Figure_2.jpeg)

\*1: The First DQM makes high-impedance state High-Z between the last output and the first input data.

\*2: The Second DQM makes internal output data mask to avoid bus contention.

\*3: The Third DQM in illustrated above also makes internal output data mask. If burst read ends (the final data output) at or after the second clock of burst write, this third DQM is required to avoid internal bus contention.

![](_page_38_Figure_1.jpeg)

![](_page_38_Figure_2.jpeg)

![](_page_39_Figure_1.jpeg)

\*: The Next command should be issued after  $(BL - 1) + t_{DAL}$  from the WRITA command.

Note : • If the final data is masked by DQM, the precharge does not start at the clock of the final data input.
Once the auto precharge command is asserted, no new command within the same bank can be issued.

• The Auto-precharge command can not be invoked at full column burst operation.

![](_page_39_Figure_5.jpeg)

- \*1: All banks should be precharged prior to the first Auto-refresh command (REF) .
- \*2: Bank select is ignored at the REF command. The refresh address and bank select are selected by the internal refresh counter.
- \*3: Either the NOP or DESL command should be asserted within tRc period while Auto-refresh mode.
- \*4: Any activation command such as the ACTV or MRS commands other than the REF command should be asserted after tREFC from the last REF command.

![](_page_40_Figure_1.jpeg)

![](_page_40_Figure_2.jpeg)

# ■ ORDERING INFORMATION

Part Number	Package	Remarks
MB81E161622-10FH MB81E161622-12FH	Plastic TSOP (II) , 54 pin (FPT-54P-M02)	

![](_page_42_Figure_1.jpeg)

# FUJITSU LIMITED

#### All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

F0112 © FUJITSU LIMITED Printed in Japan