DATA SHEET

MB15B13 DUAL SERIAL INPUT PLL FREQUENCY SYNTHESIZER

DUAL SERIAL INPUT PLL FREQUENCY SYNTHESIZER WITH 1.1GHz PRESCALER

The Fujitsu MB15B13 is a 1.1 GHz dual serial input PLL (Phase Locked Loop) frequency synthesizer designed for cellular phones, cordless phones and other radio applications. The MB15B13 has two PLL circuits on a single chip: PLL1 and PLL2. An analog switch is provided for each PLL circuit to decrease lock up time. Separate power supply pins are provided for each PLL circuit as well.

Two 1.1 GHz dual modulus prescalers are included inside and enables a pulse swallow function. It operates with a supply voltage of 3.0V typ. and dissipates 13 mA typ. of current realized through the use of Fujitsu's unique Bi-CMOS technology.

FEATURES

- High operating frequency: fin = 1.1 GHz (Pin = -10 dBm, Vcc = 3V)
- Pulse swallow function: 64/65 or 128/129
- Serial input 14-bit programmable reference divider: R = 8 to 16383
- Serial input 18-bit programmable divider consisting of:

 Binary 7-bit swallow counter: 0 to 127
 Binary 11-bit programmable counter: 16 to 2047
 Tx and Rx programmable counters can be controlled independently.
- Low power supply voltage: V_{CC} = 2.7 to 3.5V
- Low power supply current: I_{CC} (total) = 13 mA typ. (Vcc = 3V)
- Power saving function : $I_{CC1} = I_{CC2} = 100 \,\mu\text{A typ} (Vcc = 3V)$
- On-chip analog switch to achieve fast lock up time for PLL1
- On-chip programmable switche controlled by PLL2 programming sequence
- Digital lock detector
- Wide operating temperature: $T_A = -30$ to $80^{\circ}C$
- Plastic 20-pin SSOP package

ABSOLUTE MAXIMUM RATINGS (see NOTE)

Rating	Symbol	Remark	Value	Unit
Power Supply Voltage	Vcc		-0.5 to 5.0	V
Output Voltage	Vout		-0.5 to Vcc +0.5	V
Open Drain Voltage	Voop	fr, fp	-0.5 to + 5.0	V
Output Current	Ιουτ		±10	mA
Storage Temperature	Тѕтс		-55 to +125	°C

NOTE: Permanent device damage may occur if the above **Absolute Maximum Ratings** are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

BLOCK DIAGRAM



PIN DESCRIPTIONS

Pin No.	Pin Name	I/O	Descriptions
1	GND	_	Ground.
2 3	OSCIN OSCOUT	0	Oscillator input pin. Oscillator output pin. A crystal is connected between OSCın pin and OSCouт pin.
4	fin1	I	Prescaler input pin of PLL1 section. The connection with VCO should be AC.
5	Vcc1	-	Power supply voltage input pin of PLL1 section. When power is OFF, latched data of PLL1 section is cancelled.
6	fr	0	Monitor pin for programmable reference divider output. (Open drain output)
7	LD1	0	Lock detect signal output pin of PLL1 section.ConditionLD pin output levelLockHUnlockL
8	GND	_	Ground
9	Do1	0	Charge pump output pin of PLL1 section.
10	BS1	0	Analog switch output pin of PLL1 section, and controlled by BSC bit.
11	BS2A	I/O	Analog switch I/O pin of PLL2 section
12	Do2	0	Charge pump output pin of PLL2 section.
13	BS2B	I/O	Analog switch I/O pin of PLL2 section
14	LD2	0	Lock detection signal output pin of PLL2 section. Condition LD pin output level Lock H Unlock L
15	fp	0	Monitor pin for programmable divider output. (Open drain output) This pin outputs divided frequency of PLL1 section or PLL2 section depending upon FP bit setting. FP bit Output H PLL1 section (fp1) L PLL2 section (fp2)

PIN DESCRIPTIONS (Continued)

Pin No.	Pin Name	I/O	Descriptions
16	Vcc2	-	Power supply voltage input pin for PLL2 section, programmable reference divider, shift register, and crystal oscillator. When power is OFF, latched data of PLL2 section and reference counter is cancelled.
17	fin2	Ι	Prescaler input pin of PLL2 section. The connection with VCO should be AC.
18	LE	Ι	Load enable input pin. This pin is followed by a schmitt trigger circuit. When this pin is high, the data stored in the shift register is transferred into the latch depending on a control data.
19	Data	I	Serial data input pin of 23-bit shift register. This pin is followed by a schmitt trigger circuit. The stored data in the shift register is transferred to one of PLL1 section, PLL2 section and program- mable counter depending upon control data settings.
20	Clock	I	Clock input pin of 23-bit shift register. This pin is followed by a schmitt trigger circuit. On rising edge of the clock, one bit of data is transferred into the shift register.

FUNCTIONAL DESCRIPTIONS

The divide ratio can be calculated using the following equation:

 $f_{VCO} = \{(P \times N) + A\} \times f_{OSC} \div R \quad (A < N)$

fvco: Output frequency of external voltage controlled ocillator (VCO)

- P: Preset divide ratio of dual modulus prescaler (64 or 128)
- N: Preset divide ratio of binary 11-bit programmable counter (16 to 2047)
- A: Preset divide ratio of binary 7-bit swallow counter ($0 \le A \le 127$)
- fosc: Reference oscillation frequency
- R: Preset divide ratio of binary 14-bit programmable reference counter (8 to 16383)

FUNCTIONAL DESCRIPTIONS

SERIAL DATA INPUT

Serial data is entered using three pins, Data pin, Clock pin, and LE pin. Programmable divider of PLL1 section, programmable divider of PLL2 section and programmable reference divider are controlled individually. Serial data of binary data is entered into Data pin.

On rising edge of clock, one bit of serial data is transferred into the shift register. When load enable signal is high, the data stored in the shift register is transferred to one of latch of them depending upon the control bit data setting.

Control bits		Destination of serial data				
CNT1	CNT2	Documenton of Schar data				
L	L	Reference counter				
L	н	Programmable counter of PLL1				
н	н	Programmable counter of PLL2				

SHIFT REGISTER CONFIGURATION

Prog	rogrammable Reference Counter															
LSI	3		Data Flow —->									MSB ↓				
1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17
C N T 1	C N T 2	F P	F R													
R1 to FP CNT	o R14 1, 2	: Div : Tes : Co	vide ra st purp ntrol b	itio sei bose b bit	iting bi	it for th nitor o	ne prog utput f	gramn ip1/fp2	nable (2 selec	counte	er (8 to	1638	3)			

Programmable Counter

LSB ↓	Data Flow —>												MSB ∳								
1 2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23
C C N N T T 1 2 N1 to N11 A1 to A7 BSC PRE PS CNT1, 2	P S : Div : Div : An : Div : Po : Co	P R E vide ra alog s vide ra wer sa ntrol b	B S C attio set witch o attio set aving c bit	A 1 ting bi ting bi contro contro	A 2 it for th it for th l bit it for th l bit	A 3 ne proj ne swa ne pres	A 4 gramn allow c	A 5 nable o counte (64/6	A 6 counte r (0 to 5, 128	A 7 er (16 1 127) /129)	N 1 to 204	N 2 7)	N 3	N 4	N 5	N 6	N 7	N 8	N 9	N 10	N 11

BINARY 14-BIT PROGRAMMABLE REFERENCE COUNTER DATA SETTING

Divide Ratio (R)	R 14	R 13	R 12	R 11	R 10	R 9	R 8	R 7	R 6	R 5	R 4	R 3	R 2	R 1
8	0	0	0	0	0	0	0	0	0	0	1	0	0	0
9	0	0	0	0	0	0	0	0	0	0	1	0	0	1
V	V	V	V	V	V	V	V	V	V	V	V	V	V	V
16383	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Note: • Divide ratio less than 8 is prohibited.

• Divide ratio (R) range = 8 to 16383

BINARY 11-BIT PROGRAMMABLE COUNTER DATA SETTING

Divide Ratio (N)	N 11	N 10	N 9	N 8	N 7	N 6	N 5	N 4	N 3	N 2	N 1
16	0	0	0	0	0	0	1	0	0	0	0
17	0	0	0	0	0	0	1	0	0	0	1
V	V	V	V	V	V	V	V	V	V	V	V
2047	1	1	1	1	1	1	1	1	1	1	1

Note: • Divide ratio less than 16 is prohibited. • Divide ratio (N) range = 16 to 2047

BINARY 7-BIT SWALLOW COUNTER DATA SETTING

Divide Ratio (A)	A 7	A 6	A 5	A 4	A 3	A 2	A 1
0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	1
V	V	V	V	V	V	V	V
127	1	1	1	1	1	1	1

Note:• Divide ratio (A) range = 0 to 127

PRESCALER DATA SETTING

Divide Ratio	PRE	
64/65	1	
128/129	0	

Note: • Divide ratio for each PLL1 and PLL2 is set by the serial data at that time of divide ratio setting for each programmable divider.

ANALOG SWITCH CONTROL DATA SETTING

BSC	Analog SW (PLL1)	Analog SW (PLL2)
L	High impedance	High impedance
Н	Charge pump output	BS2A and BS2B connected

Note:• Selection of PLL1 or PLL2 is done by the control bits of CNT1 and CNT2. And each analog switch can be controlled individually.

POWER SAVING FUNCTION CONTROL (INTERMITTENT OPERATION)

	F	rs
	н	L
PLL1's section	ON	OFF
PLL2's section and common section	ON	OFF

Note: • Power saving mode for each PLL1 and PLL2 is selected by the serial data at that time of divide ratio setting for each programmable divider.

Common section ; Crystal oscilator circuit, reference counter

Intermittent operation limits power consumption by shutting down or start the internal circuits case by case. If device operation resumes uncontrolled, the error signal output from the phase comparator may exceed the limit due to an undefined phase relationship between the reference frequency (f_R) and the comparison frequency (f_P) and frequency lock is lost. To prevent this, an intermittent operation control circuit is provided to decrease the variation in the locking frequency by forcibly correcting phase of both frequencies to limit the error signal output. This is done by the PS control circuit. If PS is set high, the circuit enter the operating mode. If PS is set low, operation stops and the device enters the stand-by mode.

The operating and stand-by modes alternate repeatedly. This intermittent operation limits the error signal by forcibly correcting the phase of the reference and comparison frequencies to limit power consumption.



SERIAL DATA INPUT TIMING

PHASE COMPARATOR OUTPUT WAVEFORM



Note: • Phase difference detection range = -2π to $+2\pi$

• LD output becomes low when phase difference is two or more.

• LD output becomes high when phase difference is twL or less and continues to be so for three cysles or more.

twL and twL depend on OSCin input frequency.
 twU ≧8/fosc (e. g. twU ≧625ns, foscin = 12.8 MHz)
 twL ≦16/fosc (e. g. twL ≦1250ns, foscin = 12.8 MHz)

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Value			Unit	Note	
		Min	Тур	Max	onne	Note	
Power Supply Voltage	Vcc	2.7	3.0	3.5	V	Vcc1 = Vcc2	
Input Voltage	Vin	GND	-	Vcc	V		
Operating Temperature	TA	-30	_	+80	°C		
Analog Switch BS2 Current	IBS	-6	-	+6	mA	Vcc = 3.0V	

HANDLING PRECAUTIONS

- This device should be transported and stored in anti-static containers.
- This is a static-sensitive device; take proper anti-ESD precautions. Ensure that personnel and equipment are properly grounded. Cover workbenches with grounded conductive mats.
- Always turn the power supply off before inserting or removing the device from its socket.
- Protect leads with a conductive sheet when handling or transporting PC boards with devices.

ELECTRICAL CHARACTERISTICS

Parameter		Symbol	Condition	Value			Unit
			Condition	Min	Тур	Max	
Power Supply Current		lcc1	PLL1 section	-	6.0 (0.1) ^{*1}	-	mA
		lcc2	PLL2 & common sections	-	*1 7.0 (0.1)	-	
Operating Frequency	fin	fin		100	-	1100	MHz
	OSCIN	fosc		_	12.8	20.0	
Input Sensitivity	fin	Pfin	50Ω	-10	_	0	dBm
	OSCIN	Vosc		0.5	-	-	Vp-р
High-level Input Voltage	Data,	Vін		Vccx0.7+0.4	-	-	v
Low-level Input Voltage	LE	VIL		-	-	Vccx0.3-0.4	
High-level Input Current	Data, Clock LE OSCIN	Ін		_	1.0	_	μA
Low-level Input Current		lı∟		-	-1.0	-	
Input Current		losc		_	±50	-	
High–level Output Voltage	- LD	Vон	Vcc = 3.0V	2.2	_	-	· v
Low-level Output Voltage		Vol	Vcc = 3.0V	-	I	0.4	
High–impedance Cutoff Current	Do, BS	IOFF		_	_	1.1	μA
Output Current	LD	Іон		-1.0	-	-	mA
		lol		-	-	1.0	
	Do1, 2	Іон	Vcc = 3.0V	_	-0.6 *2	-	mA
		Iol	Vcc = 3.0V	-	6.0 ^{*2}	_	
Analog Switch ON Resistance		Ron		_	50	-	Ω

Notes: *1 : The value in () is power supply current in power saving mode. *2 : L type charge pump which is similar to MB15A31's is used.

TEST CIRCUIT (PRESCALER INPUT SENSITIVITY)



APPLICATION EXAMPLE



Note: C1, C2

: depends on a crystal oscillator.

Clock, Data, LE : involves a schmitt circuit.

When input pins are open, please insert the pull down/up resistor individually to prevent oscillation.

PACKAGE INFORMATION