

June 2001 Revised August 2001

### **FSTU3125**

## 4-Bit Bus Switch with -2V Undershoot Protection

### **General Description**

The Fairchild Switch FSTU3125 provides four high-speed CMOS TTL-compatible bus switches. The low On Resistance of the switch allows inputs to be connected to outputs without adding propagation delay or generating additional ground bounce noise. The A and B Ports are protected against undershoot to support an extended range to 2.0V below ground. Fairchild's integrated Undershoot Hardened Circuit (UHCTM) senses undershoot at the I/O and responds by preventing voltage differentials from developing and turning the switch on.

The device is organized as four 1-bit switches with separate  $\overline{OE}$  inputs. When  $\overline{OE}$  is LOW, the switch is ON and Port A is connected to Port B. When  $\overline{OE}$  is HIGH, the switch is OPEN and a high-impedance state exists between the two ports.

#### **Features**

- Undershoot hardened to -2V (A and B Ports)
- $\blacksquare$  4 $\Omega$  switch connection between two ports
- Minimal propagation delay through the switch
- Low Ico
- Zero bounce in flow-through mode
- Control inputs compatible with TTL level
- See application notes AN-5008 and AN-5021 for details on undershoot


### **Ordering Code:**

Order Number	Package Number	Package Description			
FSTU3125M	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow			
FSTU3125QSC	MQA16	16-Lead Quarter Size Outline Package (QSOP), JEDEC MO-137, 0.150" Wide			
FSTU3125MTC	MTC14	14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide			


Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

### **Connection Diagrams**

### Pin Assignment for SOIC and TSSOP



### Pin Assignment for QSOP




### **Pin Descriptions**


Pin Name	Description		
$\overline{OE}_1, \overline{OE}_2, \overline{OE}_3, \overline{OE}_4$	Bus Switch Enables		
1A, 2A, 3A, 4A	Bus A		
1B, 2B, 3B, 4B	Bus B		
NC	Not Connected		

### **Truth Table**

Inputs	Inputs/Outputs
ŌĒ	A,B
L	A = B
Н	Z

# Logic Diagram





### **Absolute Maximum Ratings**(Note 1)

# Recommended Operating Conditions (Note 3)

 $\begin{array}{ll} \mbox{Power Supply Operating ($V_{CC}$)} & 4.0\mbox{V to } 5.5\mbox{V} \\ \mbox{Input Voltage ($V_{IN}$)} & 0\mbox{V to } 5.5\mbox{V} \\ \mbox{Output Voltage ($V_{OUT}$)} & 0\mbox{V to } 5.5\mbox{V} \\ \end{array}$ 

Input Rise and Fall Time (t<sub>r</sub>, t<sub>f</sub>)

Switch Control Input 0 ns/V to 5 ns/V Switch I/O 0 ns/V to DC

Free Air Operating Temperature (T<sub>A</sub>)  $-40~^{\circ}\text{C}$  to +85  $^{\circ}\text{C}$ 

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum rating. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: The input and output negative voltage ratings may be exceeded if the input and output diode current ratings are observed.

Note 3: Unused control inputs must be held HIGH or LOW. They may not float

### **DC Electrical Characteristics**

Symbol	Parameter	V <sub>CC</sub> (V)	TA	= -40 °C to +8	5 °C	Units	Conditions
Cymbol			Min	Typ (Note 4)	Max		
V <sub>IK</sub>	Clamp Diode Voltage	4.5			-1.2	V	I <sub>IN</sub> = -18 mA
V <sub>IH</sub>	HIGH Level Input Voltage	4.0-5.5	2.0			V	
V <sub>IL</sub>	LOW Level Input Voltage	4.0-5.5			0.8	V	
II	Input Leakage Current	5.5			±1.0		$0 \le V_{IN} \le 5.5V$
		0			10	μΑ	V <sub>IN</sub> = 5.5V
I <sub>OZ</sub>	OFF-STATE Leakage Current	5.5			±1.0	μΑ	0 ≤ A, B ≤ V <sub>CC</sub>
R <sub>ON</sub>	Switch On Resistance	4.5		4	7	Ω	$V_{IN} = 0V$ , $I_{IN} = 64 \text{ mA}$
	(Note 5)	4.5		4	7	Ω	$V_{IN} = 0V, I_{IN} = 30 \text{ mA}$
		4.5		8	15	Ω	$V_{IN} = 2.4V$ , $I_{IN} = 15 \text{ mA}$
		4.0		11	20	Ω	$V_{IN} = 2.4V$ , $I_{IN} = 15 \text{ mA}$
I <sub>CC</sub>	Quiescent Supply Current	5.5			3	μΑ	$V_{IN} = V_{CC}$ or GND,
							$I_{OUT} = 0$
Δl <sub>CC</sub>	Increase in I <sub>CC</sub> per Input	5.5			2.5	mA	One input at 3.4V.
							Other inputs at V <sub>CC</sub> or GND
V <sub>IKU</sub>	Voltage Undershoot	5.5			-2.0	V	$0.0 \text{ mA} \ge I_{IN} \ge -50 \text{ mA}$
							OE = 5.5V

Note 4: Typical values are at  $V_{CC} = 5.0V$  and  $T_A = +25^{\circ}C$ 

Note 5: Measured by the voltage drop between A and B pins at the indicated current through the switch. On Resistance is determined by the lower of the voltages on the two (A or B) pins.

### **AC Electrical Characteristics**

0	Parameter	$T_A = -40$ °C to +85 °C, $C_L = 50$ pF, RU = RD = $500\Omega$			I I ir -		Figure	
Symbol		V <sub>CC</sub> = 4.5 - 5.5V		V <sub>CC</sub> = 4.0V		Units	Conditions	Number
		Min	Max	Min	Max			
t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation Delay Bus to Bus (Note 6)		0.25		0.25	ns	V <sub>I</sub> = OPEN	Figures 2, 3
t <sub>PZH</sub> , t <sub>PZL</sub>	Output Enable Time	1.0	6.1		6.0	ns	$V_I = 7V$ for $t_{PZL}$ $V_I = OPEN$ for $t_{PZH}$	Figures 2, 3
t <sub>PHZ</sub> , t <sub>PLZ</sub>	Output Disable Time	1.5	6.4		6.6	ns	$V_I = 7V$ for $t_{PLZ}$ $V_I = OPEN$ for $t_{PHZ}$	Figures 2, 3

Note 6: This parameter is guaranteed by design but is not tested. The bus switch contributes no propagation delay other than the RC delay of the typical On Resistance of the switch and the 50pF load capacitance, when driven by an ideal voltage source (zero output impedance).

### Capacitance (Note 7)

Symbol	Parameter	Тур	Max	Units	Conditions
C <sub>IN</sub>	Control Pin Input Capacitance	3		pF	V <sub>CC</sub> = 5.0V
C <sub>I/O</sub>	Input/Output Capacitance	5		pF	$V_{CC}$ , $\overline{OE} = 5.0V$

Note 7:  $T_A = +25$ °C, f = 1 MHz, Capacitance is characterized but not tested.

### **Undershoot Characteristic** (Note 8)

Symbol	Parameter	Min	Тур	Max	Units	Conditions
V <sub>OUTU</sub>	Output Voltage During Undershoot	2.5	V <sub>OH</sub> – 0.3		V	Figure 1

Note 8: This test is intended to characterize the device's protective capabilities by maintaining output signal integrity during an input transient voltage





FIGURE 1.


### **Device Test Conditions**

Parameter	Value	Units
V <sub>IN</sub>	See Waveform	٧
R <sub>1</sub> - R <sub>2</sub>	100K	Ω
V <sub>TRI</sub>	11.0	٧
V <sub>cc</sub>	5.5	V

# Transient Input Voltage (V<sub>IN</sub>) Waveform



### **AC Loading and Waveforms**



Note: Input driven by 50  $\Omega$  source terminated in 50  $\Omega$  Note: C\_L includes load and stray capacitance

Note: Input PRR = 1.0 MHz, t<sub>W</sub> = 500ns

FIGURE 2. AC Test Circuit





FIGURE 3. AC Waveforms



### Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 0.43 TYP 6.4 -B-3.2 0.2 C B A ALL LEAD TIPS LAND PATTERN RECOMMENDATION PIN #1 IDENT. SEE DETAIL A ALL LEAD TIPS - 0.90 <sup>+0.15</sup> 1.2 MAX 0.1 C 0.09-0.20 -C-0.10+0.05 0.65 Ф 0.13 M A B S C S 12.00° TOP & BOTTOM R0.09 MIN GAGE PLANE 0.25 A. CONFORMS TO JEDEC REGISTRATION MO-153, VARIATION AB, REF NOTE 6, DATE 7/93. B. DIMENSIONS ARE IN MILLIMETERS. C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS. $0.6 \pm 0.$ SEATING PLANE D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982. B0.09 MIN MTC14RevC3 DETAIL A

14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC14

### **Technology Description**

The Fairchild Switch family derives from and embodies Fairchild's proven switch technology used for several years in its 74LVX3L384 (FST3384) bus switch product.

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com