

June 2001 Revised June 2001

## FSTD162861 20-Bit Bus Switch with Level Shifting and 25 $\Omega$ Series Resistors in Outputs (Preliminary)

### **General Description**

The Fairchild Switch FSTD162861 provides 20-bits of high-speed CMOS TTL-compatible bus switching. The low On Resistance of the switch allows inputs to be connected to outputs without adding propagation delay or generating additional ground bounce noise. A diode to  $V_{CC}$  has been integrated into the circuit to allow for level shifting between 5V inputs and 3.3V outputs.

The device is organized as a 10-bit or 20-bit bus switch. When  $\overline{OE}_1$  is LOW, the switch is ON and Port 1A is connected to Port 1B. When  $\overline{OE}_2$  is LOW, Port 2A is connected to Port 2B. When  $\overline{OE}_X$  is HIGH, a high impedance state exists between the A and B Ports. The FSTD162861 has equivalent 25 $\Omega$  series resistors to reduce signal-reflection noise, eliminating the need for external terminating resistors

#### **Features**

- $\blacksquare$  25 $\Omega$  switch connection between two ports
- Minimal propagation delay through the switch
- Low I<sub>CC</sub>
- Zero bounce in flow-through mode
- Control inputs compatible with TTL level
- TruTranslation<sup>™</sup> voltage translation from 5.0V inputs to 3.3V outputs


### **Ordering Code:**


Order Number	Package Number	Package Description
FSTD162861MTD	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

 $\label{eq:TruTranslation} \mathsf{TruTranslation}^{\mathsf{TM}} \text{ is a trademark of Fairchild Semiconductor Corporation.}$ 

## Logic Diagram





## **Connection Diagram**



### **Truth Table**

Inp	uts	Inputs/Outputs				
OE <sub>1</sub>	OE <sub>2</sub>	1A, 1B	2A, 2B			
L	L	1A = 1B	2A = 2B			
L	Н	1A = 1B	Z			
Н	L	Z	2A = 2B			
Н	Н	Z	Z			

## **Pin Descriptions**

Pin Name	Description		
$\overline{OE}_1, \overline{OE}_2$	Bus Switch Enables		
1A, 2A	Bus A		
1B, 2B	Bus B		

### **Absolute Maximum Ratings**(Note 1)

#### 

# Recommended Operating Conditions (Note 4)

 $\begin{array}{ll} \mbox{Power Supply Operating (V$_{CC}$)} & 4.5 \mbox{V to } 5.5 \mbox{V} \\ \mbox{Input Voltage (V$_{IN}$)} & 0 \mbox{V to } 5.5 \mbox{V} \\ \mbox{Output Voltage (V$_{OUT}$)} & 0 \mbox{V to } 5.5 \mbox{V} \\ \end{array}$ 

Input Rise and Fall Time (t<sub>r</sub>, t<sub>f</sub>)

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum rating. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2:  $V_S$  is the voltage observed/applied at either the A or B Port across the switch.

**Note 3:** The input and output negative voltage ratings may be exceeded if the input and output diode current ratings are observed.

Note 4: Unused control inputs must be held HIGH or LOW. They may not float

### **DC Electrical Characteristics**

Symbol	Parameter	V <sub>CC</sub> (V)	T <sub>A</sub> = -40 °C to +85 °C				
			Min	Typ (Note 5)	Max	Units	Conditions
V <sub>IK</sub>	Clamp Diode Voltage	4.5			-1.2	V	$I_{IN} = -18 \text{ mA}$
V <sub>IH</sub>	HIGH Level Input Voltage	4.5 - 5.5	2.0			V	
V <sub>IL</sub>	LOW Level Input Voltage	4.5 - 5.5			0.8	V	
V <sub>OH</sub>	HIGH Level	4.5 - 5.5		See Figure 3	3	V	
II	Input Leakage Current	5.5			±1.0	μΑ	$0 \le V_{IN} \le 5.5V$
		0			10	μΑ	V <sub>IN</sub> = 5.5V
I <sub>OZ</sub>	OFF-STATE Leakage Current	5.5			±1.0	μΑ	0 ≤ A, B ≤ V <sub>CC</sub>
R <sub>ON</sub>	Switch On Resistance	4.5	20	26	38	Ω	V <sub>IN</sub> = 0V, I <sub>IN</sub> = 64 mA
	(Note 6)	4.5	20	27	40	Ω	$V_{IN} = 0V$ , $I_{IN} = 30 \text{ mA}$
		4.5	20	28	48	Ω	$V_{IN} = 2.4V, I_{IN} = 15 \text{ mA}$
I <sub>CC</sub>	Quiescent Supply Current	5.5			1.5	mA	$OE_1 = OE_2 = GND$
					1.5	111/4	$V_{IN} = V_{CC}$ or GND, $I_{OUT} = 0$
		3.3			3	3 mA	$OE_1 = OE_2 = V_{CC}$
					3 IIIA	$V_{IN} = V_{CC}$ or GND, $I_{OUT} = 0$	
ΔI <sub>CC</sub>	Increase in I <sub>CC</sub> per Input	5.5			2.5	mA	One Input at 3.4V
							Other Inputs at V <sub>CC</sub> or GND

Note 5: Typical values are at  $V_{CC} = 5.0V$  and  $T_A = +25^{\circ}C$ 

Note 6: Measured by the voltage drop between A and B pins at the indicated current through the switch. On Resistance is determined by the lower of the voltages on the two (A or B) pins.

### **AC Electrical Characteristics**

Symbol	Parameter	$T_{A} = -40 \text{ °C to } +85 \text{ °C},$ $C_{L} = 50 \text{ pF, RU} = \text{RD} = 500\Omega$ $V_{CC} = 4.5 - 5.5 \text{ V}$		Units	Conditions	Figure Number
		Min	Max			
t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation Delay Bus to Bus (Note 7)		1.25	ns	V <sub>I</sub> = OPEN	Figures 1, 2
t <sub>PZH</sub> , t <sub>PZL</sub>	Output Enable Time	1.0	6.0	ns	$V_I = 7V$ for $t_{PZL}$ $V_I = OPEN$ for $t_{PZH}$	Figures 1, 2
t <sub>PHZ</sub> , t <sub>PLZ</sub>	Output Disable Time	1.0	7.0	ns	$V_I = 7V$ for $t_{PLZ}$ $V_I = OPEN$ for $t_{PHZ}$	Figures 1, 2


Note 7: This parameter is guaranteed by design but is not tested. The bus switch contributes no propagation delay other than the RC delay of the typical On Resistance of the switch and the 50pF load capacitance, when driven by an ideal voltage source (zero output impedance).

### Capacitance (Note 8)

Symbol	Parameter	Тур	Max	Units	Conditions
C <sub>IN</sub>	Control Pin Input Capacitance	3.5		pF	$V_{CC} = 5.0V, V_{IN} = 0V$
C <sub>I/O</sub>	Input/Output Capacitance "OFF State"	6.0		pF	$V_{CC}$ , $\overline{OE} = 5.0V$ , $V_{IN} = 0V$

Note 8: T<sub>A</sub> = +25°C, f = 1 MHz, Capacitance is characterized but not tested.

### **AC Loading and Waveforms**



Note: Input driven by  $50\Omega$  source terminated in  $50\Omega$  Note:  $C_L$  includes load and stray capacitance

Note: Input PRR = 1.0 MHz,  $t_W = 500 \text{ ns}$ 

### FIGURE 1. AC Test Circuit






FIGURE 2. AC Waveforms





## 48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Package Number MTD48

### **Technology Description**

The Fairchild Switch family derives from and embodies Fairchild's proven switch technology used for several years in its 74LVX3L384(FST3384) bus switch product.

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com