Preliminary

November 2001

Revised November 2001

FAIRCHILD

SEMICONDUCTOR TM

FSTD16244 16-Bit Bus Switch with Level Shifting (Preliminary)

General Description

The Fairchild Switch FSTD16244 provides 16-bits of high-speed CMOS TTL-compatible bus switching. The low On Resistance of the switch allows inputs to be connected to outputs without adding propagation delay or generating additional ground bounce noise. A diode to V_{CC} has been integrated into the circuit to allow for level shifting between 5V inputs and 3.3V outputs.

The device is organized as a 16-bit switch. There are four 4-bit switches with separate output enable inputs. When $\overrightarrow{\text{OE}}$ is LOW, the switch in ON and Port A is connected to Port B. When $\overrightarrow{\text{OE}}$ is HIGH, the switch OFF and a high impedance state exists between the A and B Ports.

Features

- **4** Ω switch connection between two ports.
- Minimal propagation delay through the switch.
- Low I_{CC}.
- Zero bounce in flow-through mode.
- Control inputs compatible with TTL level.
- TruTranslation[™] voltage translation from 5.0V inputs to 3.3V outputs

Ordering Code:

Order Number	Package Number	Package Description				
FSTD16244MTD	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide				
Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.						

TruTranslation™ is trademark of Fairchild Semiconductor Corporation.

- 2B₁ • • 2B₄

- 4B₁ • • - 4B₄

3244	Connection Dia	Igram	Logic Diagram	ı
FSTD16244	$\begin{array}{c} \overline{OE}_{1} & -1 \\ 1B_{1} & -2 \\ 1B_{2} & -3 \\ GND & -4 \\ 1B_{3} & -5 \\ 1B_{4} & -6 \\ V_{CC} & -7 \\ 2B_{1} & -4 \\ 2B_{2} & -9 \\ GND & -1 \\ 2B_{3} & -1 $	$\begin{array}{cccccccccccccccccccccccccccccccccccc$		1B ₁ 2A ₁
	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$		$\begin{array}{c} OE_2 \\ \begin{array}{c} 3B_1 \\ \bullet \\ 3B_4 \\ \end{array} \\ \begin{array}{c} 4A_1 \\ \bullet \\ 3B_4 \\ \end{array} \\ \begin{array}{c} 4A_4 \\ \bullet \\ 0\overline{E}_4 \\ \end{array} \\ \end{array}$

Pin Descriptions

Pin Name	Description				
OEn	Output Enable Input (Active LOW)				
1A _n , 2A _n , 3A _n , 4A _n	Bus A				
1B _n , 2B _n , 3B _n , 4B _n	Bus B				

Inputs	Outputs			
OEx	А, В			
L	A Port = B Port			
н	Z			

H = HIGH Voltage Level L = LOW Voltage Level Z = High Impedance

FSTD16244

Absolute Maximum Ratings(Note 1)

Supply Voltage (V _{CC})	-0.5V to +7.0V
DC Switch Voltage (V _S) (Note 2)	-0.5V to +7.0V
DC Input Voltage (VIN) (Note 3)	-0.5V to +7.0V
DC Input Diode Current (I _{IK}) V_{IN} < 0V	–50mA
DC Output (I _{OUT}) Current	128mA
DC V _{CC} /GND Current (I _{CC} /I _{GND})	±100mA
Storage Temperature Range (T _{STG})	–65°C to +150 $^\circ C$

Recommended Operating Conditions (Note 4)

4.5V to 5.5V
0V to 5.5V
0V to 5.5V
0 ns/V to 5 ns/V
0 ns/V to DC
-40°C to +85°C

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum rating. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: V_S is the voltage observed/applied at either the A or B Ports across the switch.

Note 3: The input and output negative voltage ratings may be exceeded if the input and output diode current ratings are observed.

Note 4: Unused control inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

	Parameter		$T_A = -40^{\circ}C$ to $+85^{\circ}C$				
Symbol		V _{CC} (V)	Min	Typ (Note 5)	Мах	Units	Conditions
V _{IK}	Clamp Diode Voltage	4.5	·	+	-1.2	V	I _{IN} = -18mA
V _{IH}	HIGH Level Input Voltage	4.5 - 5.5	2.0	1 1		V	
V _{IL}	LOW Level Input Voltage	4.5 - 5.5		1 1	0.8	V	
V _{OH}	HIGH Level	4.5 - 5.5		See Figure 3		V	
I _I	Input Leakage Current	5.5			±1.0	μΑ	$0 \le V_{IN} \le 5.5V$
		0		1 1	±10	μΑ	$V_{IN} = 5.5V$
I _{oz}	OFF-STATE Leakage Current	5.5		1 1	±1.0	μΑ	$0 \le A, B \le V_{CC}$
R _{ON}	Switch On Resistance	4.5		4	7	Ω	$V_{IN} = 0V$, $I_{IN} = 64mA$
	(Note 6)	4.5		4	7	Ω	$V_{IN} = 0V$, $I_{IN} = 30mA$
		4.5		35	50	Ω	V _{IN} = 2.4V, I _{IN} = 15mA
I _{CC}	Quiescent Supply Current	1		1 1	1.5	mA	OE _n = GND
		5.5			1.5	111/5	$V_{IN} = V_{CC}$ or GND, $I_{OUT} = 0$
		0.0		1 1	10		$OE_n = V_{CC}$
					10	μA	$V_{IN} = V_{CC}$ or GND, $I_{OUT} = 0$
ΔI_{CC}	Increase in I _{CC} per Input	5.5		1 1	2.5	mA	One Input at 3.4V
				1	i		Other Inputs at V_{CC} or GND

Note 5: Typical values are at $V_{CC}=5.0V$ and $T_{A}=+25^{\circ}C$

Note 6: Measured by the voltage drop between A and B pins at the indicated current through the switch. On resistance is determined by the lower of the voltages on the two (A or B) pins.

Preliminary

FSTD16244

AC Electrical Characteristics

Symbol	Parameter	$T_{A} = -40 \ ^{\circ}\text{C to} +85 \ ^{\circ}\text{C},$ $C_{L} = 50 \text{pF}, \text{RU} = \text{RD} = 500 \Omega$ $V_{CC} = 4.5 - 5.5 \text{V}$		Units	Conditions	Figure Number
		Min	Max			
t _{PHL} , t _{PLH}	Propagation Delay Bus-to-Bus (Note 7)		0.25	ns	V _I = OPEN	Figures 1, 2
t _{PZH} , t _{PZL}	Output Enable Time	1.0	5.1	ns	$V_I = 7V$ for t_{PZL} $V_I = OPEN$ for t_{PZH}	Figures 1, 2
t _{PHZ} , t _{PLZ}	Output Disable Time	1.0	5.4	ns	$V_I = 7V$ for t_{PLZ} $V_I = OPEN$ for t_{PHZ}	Figures 1, 2


Note 7: This parameter is guaranteed by design but is not tested. The bus switch contributes no propagation delay other than the RC delay of the typical On Resistance of the switch and the 50pF load capacitance, when driven by an ideal voltage source (zero output impedance).

Capacitance (Note 8)

Symbol	Parameter	Тур	Max	Units	Conditions
C _{IN}	Control Pin Input Capacitance	3		pF	$V_{CC} = 5.0V, \ V_{IN} = 0V$
C _{I/O}	Input/Output Capacitance "OFF State"	6		pF	$V_{CC}, \overline{OE} = 5.0V, V_{IN} = 0V$

Note 8: $T_A = +25^{\circ}C$, f = 1 MHz, Capacitance is characterized but not tested.


AC Loading and Waveforms



Note: Input driven by 50Ω source terminated in 50Ω

Note: C_L includes load and stray capacitance Note: Input PRR = 1.0 MHz, t_W = 500 ns


FIGURE 1. AC Test Circuit



www.fairchildsemi.com




FSTD16244



www.fairchildsemi.com

Preliminary



www.fairchildsemi.com