

March 1989 Revised August 2000

DM93L38 8-Bit Multiple Port Register

General Description

The DM93L38 is an 8-bit multiple port register designed for high speed random access memory applications where the ability to simultaneously read and write is desirable. A common use would be as a register bank in a three address computer. Data can be written into any one of the eight bits and read from any two of the eight bits simultaneously. The circuit uses TTL technology and is compatible with all TTL families


Features

- Master/slave operation permitting simultaneous write/ read without race problems
- Simultaneously read two bits and write one bit in any one of eight bit positions
- Readily expandable to allow for larger word sizes


Ordering Code:

Order Number	Package Number	Package Description			
DM93L38N	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide			

Logic Symbol



Connection Diagram



Pin Descriptions

Pin Names	Description
A0-A2	Write Address Inputs
DA	Data Input
B0-B2	B Read Address Inputs
C0-C2	C Read Address Inputs
CP	Clock Pulse Input (Active Rising Edge)
SLE	Slave Enable Input (Active LOW)
ZB	B Output
ZC	C Output


Functional Description


The DM93L38 8-bit multiple port register can be considered a 1-bit slice of eight high speed working registers. Data can be written into any one and read from any two of the eight locations simultaneously. Master/slave operation eliminates all race problems associated with simultaneous read/write activity from the same location. When the clock input (CP) is LOW data applied to the data input line ($D_{\rm A}$) enters the selected master. This selection is accomplished by coding the three write input select lines (A0–A2) appropriately. Data is stored synchronously with the rising edge of the clock pulse.

The information for each of the two slaved (output) latches is selected by two sets of read address inputs (B0–B2 and C0–C2). The information enters the slave while the clock is HIGH and is stored while the clock is LOW. If Slave Enable is LOW ($\overline{\rm SLE}$), the slave latches are continuously enabled.

The signals are available on the output pins (Z_B and Z_C). The input bit selection and the two output bit selections can be accomplished independently or simultaneously. The data flows into the device, is demultiplexed according to the state of the write address lines and is clocked into the selected latch. The eight latches function as masters and store the input data. The two output latches are slaves and hold the data during the read operation. The state of each slave is determined by the state of the master selected by its associated set of read address inputs.

The method of parallel expansion is shown in Figure 1. One DM93L38 is needed for each bit of the required word length. The read and write input lines should be connected in common on all of the devices. This register configuration provides two words of n-bits each at one time, where n devices are connected in parallel.





Absolute Maximum Ratings(Note 1)

Supply Voltage 7V Input Voltage 5.5V Operating Free Air Temperature Range $0^{\circ}\text{C to } +70^{\circ}\text{C}$ Storage Temperature Range $-65^{\circ}\text{C to } +150^{\circ}\text{C}$

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	Min	Norm	Max	Units	
V _{CC}	Supply Voltage	4.5	5	5.5	V	
V _{IH}	HIGH Level Input Voltage	2			V	
V _{IL}	LOW Level Input Voltage			0.7	V	
I _{OH}	HIGH Level Output Current			-400	μА	
I _{OL}	LOW Level Output Current			4.8	mA	
T _A	Free Air Operating Temperature	-55		125	°C	
t _S (H)	Setup Time HIGH or LOW	30			ns	
t _S (L)	D _A to CP	22			115	
t _H (H)	Hold Time HIGH or LOW	0				
t _H (L)	D _A to CP	-4.0			ns	
t _S (H)	Setup Time HIGH or LOW	0			ns	
t _S (L)	A _n to CP	0				
t _H (H)	Hold Time HIGH or LOW	0			ns	
t _H (L)	A _n to CP	0				
t _W (H)	CP Pulse Width HIGH or LOW	40			ns	
t _W (L)		30				

Electrical Characteristics

over recommended operating free air temperature (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 2)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -10 \text{ mA}$			-1.5	V
V _{OH}	HIGH Level Output Voltage	$V_{CC} = Min, I_{OH} = Max,$ $V_{IL} = Max, V_{IH} = Min$	2.4			V
V _{OL}	LOW Level Output Voltage	$V_{CC} = Min I_{OL} = Max$ $V_{IH} = Min, V_{IL} = Max$			0.3	٧
I	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$			1	mA
I _{IH}	HIGH Level Input Current	$V_{CC} = Max, V_I = 2.4V$			50	μΑ
I _{IL}	LOW Level Input Current	$V_{CC} = Max, V_I = 0.3V$			-2	mA
Ios	Short Circuit Output Current	V _{CC} = Max (Note 3)	-2.5		-25	mA
I _{CC}	Supply Current	V _{CC} = Max (Note 4)			70	mA

Note 2: All typicals are at V_{CC} = 5V, T_A = 25°C.

Note 3: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 4: I_{CC} is measured with all outputs OPEN and all input grounded.

Switching Characteristics

 $V_{CC} = +5.0V, T_A = +25^{\circ}C$

Symbol	Parameter	C _L =	Units		
	i arameter	Min	Max	- Cinto	
t _{PLH}	Propagation Delay		68	ns	
t _{PHL}	B_n or C_n or Z_n		95		
t _{PLH}	Propagation Delay		70	20	
t _{PHL}	D_A to Z_n		92	ns	
t _{PLH}	Propagation Delay		65	ns	
t _{PHL}	CP to Z _n		57	115	

Physical Dimensions inches (millimeters) unless otherwise noted 0.740 - 0.780 0.090 (18.80 - 19.81)(2.286)<u>16 15 14 13 12 11 10 9</u> 16 15 INDEX AREA 0.250 ± 0.010 (6.350 ± 0.254) PIN NO. 1 PIN NO. 1 2 3 4 5 6 7 8 1 2 IDENT IDENT OPTION 01 OPTION 02 0.065 0.130 ± 0.005 $\frac{0.060}{(1.524)}$ 4º TYP 0.300 - 0.320 (1.651) $\overline{(3.302 \pm 0.127)}$ OPTIONAL (7.620 - 8.128) 0.145 - 0.200 (3.683 - 5.080) 95°±5° $\frac{0.008 - 0.016}{(0.203 - 0.406)}$ TYP 90° ± 4° TYP 0.020 MIN 0.280 (0.508) $\frac{0.125 - 0.150}{(3.175 - 3.810)}$ (7.112) MIN (0.762 ± 0.381) 0.014 - 0.023 0.100 ± 0.010 (0.325 +0.040 -0.015 (0.356 - 0.584) (2.540 ± 0.254) $\frac{0.050 \pm 0.010}{(1.270 \pm 0.254)}$ N16E (REV F) TYP

16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N16E

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com