FAIRCHILD

SEMICONDUCTOR

# 74LVT244 •74LVTH244 Low Voltage Octal Buffer/Line Driver with 3-STATE Outputs

#### **General Description**

The LVT244 and LVTH244 are octal buffers and line drivers designed to be employed as memory address drivers, clock drivers and bus oriented transmitters or receivers which provide improved PC board density.

The LVTH244 data inputs include bushold, eliminating the need for external pull-up resistors to hold unused inputs.

These octal buffers and line drivers are designed for low-voltage (3.3V)  $V_{CC}$  applications, but with the capability to provide a TTL interface to a 5V environment. The LVT244 and LVTH244 are fabricated with an advanced BiCMOS technology to achieve high speed operation similar to 5V ABT while maintaining low power dissipation.

#### Features


- $\blacksquare$  Input and output interface capability to systems at 5V  $\rm V_{CC}$
- Bushold data inputs eliminate the need for external pull-up resistors to hold unused inputs (74LVTH244), also available without bushold feature (74LVT244)
- Live insertion/extraction permitted
- Power Up/Down high impedance provides glitch-free bus loading
- Outputs source/sink –32 mA/+64 mA
- Functionally compatible with the 74 series 244
- Latch-up performance exceeds 500 mA

#### **Ordering Code:**

Order Number	Package Number	Package Description
74LVT244WM	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
74LVT244SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74LVT244MSA	MSA20	20-Lead Shrink Small Outline Package (SSOP), EIAJ TYPE II, 5.3mm Wide
74LVT244MTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74LVTH244WM	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
74LVTH244SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74LVTH244MSA	MSA20	20-Lead Shrink Small Outline Package (SSOP), EIAJ TYPE II, 5.3mm Wide
74LVTH244MTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide


Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code

#### Logic Symbol



July 1999 Revised August 1999

# 74LVT244 •74LVTH244



#### **Pin Descriptions**

Pin Names	Description
$\overline{OE}_1, \overline{OE}_2$	3-STATE Output
	Enable Inputs
I <sub>0</sub> —I <sub>7</sub>	Inputs
O <sub>0</sub> –O <sub>7</sub>	Output

# **Truth Tables**

Inp	uts	Outputs
OE <sub>1</sub>	I <sub>n</sub>	(Pins 12, 14, 16, 18)
L	L	L
L	н	н
н	Х	Z
Inp	uts	Outputs
Inp OE <sub>2</sub>	uts I <sub>n</sub>	Outputs (Pins 3, 5, 7, 9)
	_	
OE <sub>2</sub>	_	

# H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial Z = High Impedance

Symbol	Parameter	Value	Conditions	Units
V <sub>CC</sub>	Supply Voltage	-0.5 to +4.6		V
VI	DC Input Voltage	-0.5 to +7.0		V
Vo	DC Output Voltage	-0.5 to +7.0	Output in 3-STATE	V
		-0.5 to +7.0	Output in HIGH or LOW State (Note 2)	V
I <sub>IK</sub>	DC Input Diode Current	-50	V <sub>I</sub> < GND	mA
I <sub>ОК</sub>	DC Output Diode Current	-50	V <sub>O</sub> < GND	mA
I <sub>O</sub>	DC Output Current	64	$V_O > V_{CC}$ Output at HIGH State	mA
		128	V <sub>O</sub> > V <sub>CC</sub> Output at LOW State	ША
I <sub>CC</sub>	DC Supply Current per Supply Pin	±64		mA
I <sub>GND</sub>	DC Ground Current per Ground Pin	±128		mA
T <sub>STG</sub>	Storage Temperature	-65 to +150		°C

# **Recommended Operating Conditions**

Symbol	Parameter	Min	Max	Units	
V <sub>CC</sub>	Supply Voltage	2.7	3.6	V	
VI	Input Voltage	0	5.5	V	
l <sub>он</sub>	HIGH-Level Output Current		-32	mA	
OL	LOW-Level Output Current		64	ШA	
T <sub>A</sub>	Free-Air Operating Temperature	-40	85	°C	
$\Delta t / \Delta V$	Input Edge Rate, V <sub>IN</sub> = 0.8V–2.0V, V <sub>CC</sub> = 3.0V	0	10	ns/V	

Note 1: Absolute Maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute maximum rated conditions is not implied. Note 2: I<sub>O</sub> Absolute Maximum Rating must be observed.

www.fairchildsemi.com

3

	1		T <sub>A</sub> =-40°C to +85°C					
Symbol	Paramo	eter	V <sub>CC</sub> (V)	Min	Typ (Note 3)	Max	Units	Conditions
V <sub>IK</sub>	Input Clamp Diode Volta	ige	2.7			-1.2	V	I <sub>I</sub> = -18 mA
V <sub>IH</sub>	Input HIGH Voltage		2.7–3.6	2.0			v	$V_0 \le 0.1V$ or
VIL	Input LOW Voltage		2.7–3.6			0.8	, v	$V_O \geq V_{CC} - 0.1V$
V <sub>OH</sub>	Output HIGH Voltage		2.7–3.6	V <sub>CC</sub> -0.2			V	I <sub>OH</sub> = -100 μA
			2.7	2.4			V	I <sub>OH</sub> = -8 mA
			3.0	2.0			V	I <sub>OH</sub> = -32 mA
V <sub>OL</sub>	Output LOW Voltage		2.7			0.2	V	I <sub>OL</sub> = 100 μA
			2.7			0.5	V	I <sub>OL</sub> = 24 mA
			3.0			0.4	V	I <sub>OL</sub> = 16 mA
			3.0			0.5	V	I <sub>OL</sub> = 32 mA
			3.0			0.55	V	I <sub>OL</sub> = 64 mA
I <sub>I(HOLD)</sub>	Bushold Input Minimum	Drive	3.0	75			μΑ	V <sub>I</sub> = 0.8V
(Note 4)				-75			μΑ	V <sub>I</sub> = 2.0V
I <sub>I(OD)</sub>	Bushold Input Over-Drive Current to Change State		3.0	500			μΑ	(Note 5)
(Note 4)				-500			μA	(Note 6)
l <sub>l</sub>	Input Current		3.6			10	μΑ	V <sub>I</sub> = 5.5V
		Control Pins	3.6			±1	μΑ	$V_I = 0V$ or $V_{CC}$
		Data Pins	3.6			-5	μA	$V_I = 0V$
						1	μA	$V_I = V_{CC}$
I <sub>OFF</sub>	Power Off Leakage Cur	ent	0			±100	μΑ	$0V \le V_I \text{ or } V_O \le 5.5V$
I <sub>PU/PD</sub>	Power up/down 3-STAT Output Current	E	0–1.5V			±100	μA	$V_O = 0.5V$ to 3.0V $V_I = GND$ or $V_{CC}$
I <sub>OZL</sub>	3-STATE Output Leakag	e Current	3.6			-5	μA	V <sub>O</sub> = 0.5V
I <sub>OZH</sub>	3-STATE Output Leakag	je Current	3.6		1	5	μA	V <sub>O</sub> = 3.0V
I <sub>OZH</sub> +	3-STATE Output Leakag	je Current	3.6		1	10	μA	$V_{CC} < V_O \le 5.5V$
I <sub>CCH</sub>	Power Supply Current		3.6		1	0.19	mA	Outputs HIGH
I <sub>CCL</sub>	Power Supply Current		3.6		1	5	mA	Outputs LOW
I <sub>CCZ</sub>	Power Supply Current		3.6		1	0.19	mA	Outputs Disabled
I <sub>CCZ</sub> +	Power Supply Current		3.6			0.19	mA	$V_{CC} \le V_O \le 5.5V$ , Outputs Disabled

Note 3: All typical values are at V\_{CC} = 3.3V, T\_A = 25^{\circ}C.

Note 4: Applies to bushold versions only (74LVTH244).

Note 5: An external driver must source at least the specified current to switch from LOW-to-HIGH.

Note 6: An external driver must sink at least the specified current to switch from HIGH-to-LOW.

Note 7: This is the increase in supply current for each input that is at the specified voltage level rather than V<sub>CC</sub> or GND.

# Dynamic Switching Characteristics (Note 8)

Symbol	Parameter	V <sub>cc</sub>	$T_A = 25^{\circ}C$			Units	Conditions	
0,		(V)	Min	Тур	Max	00	$C_L = 50 \text{ pF}, R_L = 500\Omega$	
V <sub>OLP</sub>	Quiet Output Maximum Dynamic V <sub>OL</sub>	3.3		0.8		V	(Note 9)	
V <sub>OLV</sub>	Quiet Output Minimum Dynamic V <sub>OL</sub>	3.3		-0.8		V	(Note 9)	

Note 8: Characterized in SOIC package. Guaranteed parameter, but not tested.

Note 9: Max number of outputs defined as (n). n-1 data inputs are driven 0V to 3V. Output under test held LOW.

### AC Electrical Characteristics

Symbol			$T_{A} = -40^{\circ}C \text{ to } +85^{\circ}C$ $C_{L} = 50 \text{ pF, } R_{L} = 500\Omega$					
	Parameter	V	$V_{CC}=3.3V\pm0.3V$				Units	
		Min	Typ (Note 10)	Max	Min	Max	1	
t <sub>PLH</sub>	Propagation Delay Data to Output	1.1		3.8	1.1	4.0		
t <sub>PHL</sub>		1.3		3.9	1.3	4.2	ns	
t <sub>PZH</sub>	Output Enable Time	1.1	1	4.5	1.1	5.3	ns	
t <sub>PZL</sub>		1.4		4.4	1.4	5.0	115	
t <sub>PHZ</sub>	Output Disable Time	1.9		4.9	1.9	5.1	ns	
t <sub>PLZ</sub>		1.8		4.4	1.8	4.4	115	
t <sub>OSHL</sub> t <sub>OSLH</sub>	Output to Output Skew (Note 11)			1.0		1.0	ns	

Note 10: All typical values are at  $V_{CC}$  = 3.3V,  $T_A$  = 25°C.


Note 11: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t<sub>OSHL</sub>) or LOW-to-HIGH (t<sub>OSLH</sub>). Parameter guaranteed by design.


#### Capacitance (Note 12)

Parameter	Conditions	Typical	Units	
Input Capacitance	$V_{CC} = 0V, V_I = 0V \text{ or } V_{CC}$	3	pF	
Output Capacitance	$V_{CC} = 3.0V$ , $V_{O} = 0V$ or $V_{CC}$	6	pF	
	Input Capacitance	Input Capacitance $V_{CC} = 0V, V_I = 0V \text{ or } V_{CC}$	Input Capacitance $V_{CC} = 0V, V_I = 0V \text{ or } V_{CC}$ 3	

Note 12: Capacitance is measured at frequency f = 1 MHz, per MIL-STD-883, Method 3012.

www.fairchildsemi.com





74LVT244 •74LVTH244

www.fairchildsemi.com

