April 1988 Revised August 1999 74F827 • 74F828 10-Bit Buffers/Line Drivers

# 74F827 • 74F828

## 10-Bit Buffers/Line Drivers

#### **General Description**

FAIRCHILD

SEMICONDUCTOR

The 74F827 and 74F828 10-bit bus buffers provide high performance bus interface buffering for wide data/address paths or buses carrying parity. The 10-bit buffers have NOR output enables for maximum control flexibility. The 74F828 is an inverting version of the 74F827.

#### **Ordering Code:**

Order Number	Package Number	Package Description
74F827SC	M24B	24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
74F827SPC	N24C	24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-100, 0.300 Wide
74F828SC	M24B	24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
74F828SPC	N24C	24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-100, 0.300 Wide
Devices also available	in Tape and Reel. Specify	by appending the suffix letter "X" to the ordering code.

**Features** 

■ 3-STATE output


■ 74F828 is inverting


#### **Connection Diagrams**





74F827 • 74F828





### **Unit Loading/Fan Out**

Pin Names	Description	U.L.	Input I <sub>IH</sub> /I <sub>IL</sub>	
Fininames	Description	HIGH/LOW	Output I <sub>OH</sub> /I <sub>OL</sub>	
$\overline{OE}_1, \overline{OE}_2$	Output Enable Input	1.0/1.0	20 µA/–0.6 mA	
D <sub>0</sub> -D <sub>7</sub>	Data Inputs	1.0/1.0	20 μA/–0.6 mA	
O <sub>0</sub> -O <sub>7</sub>	Data Outputs, 3-STATE	600/106.6 (80)	-12 mA/64 mA (48 mA)	

#### **Functional Description**

The 74F827 and 74F828 are line drivers designed to be employed as memory address drivers, clock drivers and bus-oriented transmitters/receivers which provide improved PC board density. The devices have 3-STATE outputs controlled by the Output Enable ( $\overrightarrow{OE}$ ) pins. The outputs can sink 64 mA and source 15 mA. Input clamp diodes limit high-speed termination effects.


#### **Function Table**

Inputs		Out	outs	
OE	D <sub>n</sub>	0 <sub>n</sub>		Function
		74F827 74F828		
L	Н	Н	L	Transparent
L	L	L	н	Transparent
н	Х	Z	Z	High Z
H = HIGH V	oltage leve			

L = LOW Voltage Level

Z = High Impedance

X = Immaterial



#### Absolute Maximum Ratings(Note 1)

-65°C to +150°C

-55°C to +125°C

 $-55^{\circ}C$  to  $+150^{\circ}C$ 

-0.5V to +7.0V

-0.5V to +7.0V

-0.5V to V<sub>CC</sub>

-0.5V to +5.5V

Storage Temperature Ambient Temperature under Bias Junction Temperature under Bias V<sub>CC</sub> Pin Potential to Ground Pin Input Voltage (Note 2) Input Current (Note 2) -30 mA to +5.0 mA Voltage Applied to Output in HIGH State (with  $V_{CC} = 0V$ ) Standard Output 3-STATE Output Current Applied to Output in LOW State (Max) twice the rated I<sub>OL</sub> (mA)

#### **Recommended Operating Conditions**

Free Air Ambient Temperature
Supply Voltage

0°C to +70°C +4.5V to +5.5V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.


Note 2: Either voltage limit or current limit is sufficient to protect inputs.


#### **DC Electrical Characteristics**

Symbol Parameter Min Units Conditions Max Vcc Тур Input HIGH Voltage 2.0 V Recognized as a HIGH Signal VIH VIL Input LOW Voltage 0.8 ۷ Recognized as a LOW Signal I<sub>IN</sub> = -18 mA  $V_{CD}$ Input Clamp Diode Voltage -1.2 V Min Output HIGH 10% V<sub>CC</sub>  $I_{OH} = -3 \text{ mA}$ 24 VOH 10% V<sub>CC</sub>  $I_{OH} = -15 \text{ mA}$ Voltage V 2.0 Min 5%  $V_{CC}$ 2.7  $I_{OH} = -3 \text{ mA}$ Output LOW VOL V 10% V<sub>CC</sub> 0.55 Min  $I_{OL} = 64 \text{ mA}$ Voltage Input HIGH  $I_{\rm H}$ 5.0  $V_{IN} = 2.7V$ μA Max Current Input HIGH Current IBVI 7.0 μΑ Max  $V_{IN} = 7.0V$ Breakdown Test  $I_{CEX}$ Output HIGH 50 Max μA  $V_{OUT} = V_{CC}$ Leakage Current VID Input Leakage  $I_{ID} = 1.9 \ \mu A$ V 4.75 0.0 Test All Other Pins Grounded Output Leakage V<sub>IOD</sub> = 150 mV IOD 3 75 0.0 μΑ All Other Pins Grounded Circuit Current Input LOW Current -0.6 Max V<sub>IN</sub> = 0.5V mΑ  $\mathsf{I}_{\mathsf{IL}}$ V<sub>OUT</sub> = 2.7V Output Leakage Current 50 μΑ Max I<sub>OZH</sub> lozl Output Leakage Current -50 μΑ Max  $V_{OUT} = 0.5V$  $V_{OUT} = 0V$ Output Short-Circuit Current -100 -225 los mΑ Max  $V_{OUT} = 5.25V$ Bus Drainage Test 500 0.0V  $I_{ZZ}$ μA V<sub>O</sub> = HIGH Power Supply Current (74F827) 30 45 mΑ Max  $I_{CCH}$ V<sub>O</sub> = LOW Power Supply Current (74F827) 60 90 mΑ Max ICCL V<sub>O</sub> = HIGH Z Power Supply Current (74F827) 40 60 mΑ Max I<sub>CCZ</sub> Power Supply Current (74F828) V<sub>O</sub> = HIGH I<sub>CCH</sub> 14 20 mΑ Max  $V_0 = LOW$ Power Supply Current (74F828) 56 85 Max ICCL mΑ Power Supply Current (74F828) V<sub>O</sub> = HIGH Z 35 50 mΑ Max I<sub>CCZ</sub>

Symbol	Parameter	T <sub>A</sub> = +25°C V <sub>CC</sub> = +5.0V C <sub>L</sub> = 50 pF			$T_{A} = -55^{\circ}C \text{ to } +125^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$		$T_{A} = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$		Units	
		Min	Тур	Max	Min	Max	Min	Max	t	
t <sub>PLH</sub>	Propagation Delay	1.0	3.0	5.5	1.0	7.5	1.0	6.5	ns	
t <sub>PHL</sub>	Data to Output (74F827)	1.5	3.3	5.5	1.5	7.0	1.5	6.0		
t <sub>PLH</sub>	Propagation Delay	1.0	3.0	5.0			1.0	5.5	ns	
t <sub>PHL</sub>	Data to Output (74F828)	1.0	2.0	4.0			1.0	4.0		
t <sub>PZH</sub>	Output Enable Time	3.0	5.7	9.0	2.5	10.0	2.5	9.5	ns	
t <sub>PZL</sub>	OE to On	3.5	6.8	11.5	3.0	12.5	3.0	12.0		
t <sub>PHZ</sub>	Output Disable Time	1.5	3.3	8.0	1.5	9.0	1.5	8.5	1	
t <sub>PLZ</sub>	OE to On	1.0	3.5	8.0	1.0	9.0	1.0	8.5	ns	

74F827 • 74F828





7