TTL-compatible inputs Logic Symbol **Connection Diagram** 0E1 0 48 40 41 42 43 44 45 h 12 ō₀ 47 ۰ I₀ 4 ō, 0E GND ō, $\circ_2 \circ_3 \circ_4 \circ_5 \circ_6 \circ_7 \circ_8 \circ_9 \circ_{10} \circ_{11} \circ_{12} \circ_{13} \circ_{14} \circ_{15} \circ_{14} \circ_{15} \circ_{16} \circ_{$ 0, ō3 P Ŷ 9 P Vcc ō, ō, GND 10 39 ۰G ō₆ 38 ō, 12 37 36 ō, 13 ō, 14 35 GND 15 34 G $\overline{0}_{10}$ 16 33 17 ō, , 32 18 V_{CC} 31 Vcc 0₁₂ 19 30 · 42 20 29 • I_{1 3} ō₁₃ GND • 21 28 GND 014 22 27 114 0₁₅ 23 26 ۰ I₁₅ OE4 24 25 OE, FACT™ is a trademark of Fairchild Semiconductor Corporation. © 1999 Fairchild Semiconductor Corporation DS500299

74ACT16540 16-Bit Inverting Buffer/Line Driver with 3-STATE Outputs

General Description

FAIRCHILD

SEMICONDUCTOR

The ACT16540 contains sixteen inverting buffers with 3-STATE outputs designed to be employed as a memory and address driver, clock driver, or bus-oriented transmitter/ receiver. The device is byte controlled. Each byte has separate 3-STATE control inputs which can be shorted together for full 16-bit operation.

Features

■ Separate control logic for each byte


August 1999

Revised October 1999

■ Outputs source/sink 24 mA

Ordering Code:

Order Number	Package Number	Package Description			
74ACT16540SSC	MS48A	48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide			
74ACT16540MTD	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide			
Device also available in Tape and Reel Specify by appending suffix letter "X" to the ordering code.					



Pin Descriptions

Pin Names	Description
OE n	Output Enable Input (Active LOW)
I ₀ -I ₁₅	Inputs
$I_0 - I_{15}$ $\overline{O}_0 - \overline{O}_{15}$	Outputs

0.300" Wide
D-153, 6.1mm
2 100, 0. mm
2
2
ND
20
٩D
ND
D

74ACT16540 16-Bit Inverting Buffer/Line Driver with 3-STATE Outputs

Functional Description

The ACT16540 contains sixteen inverting buffers with 3-STATE standard outputs. The device is byte controlled with STATE standard outputs. The device is byte controlled with each byte functioning identically, but independent of the other. The control pins may be shorted together to obtain full 16-bit operation. The 3-STATE outputs are controlled by an Output Enable (\overline{OE}_n) input for each byte. When \overline{OE}_n is LOW, the outputs are in 2-state mode. When \overline{OE}_n is HIGH, the outputs are in the high impedance mode, but this does not interfere with entering new data into the inputs.


Truth Tables

	Inputs		Outputs
OE ₁	OE ₂	I ₀ –I ₇	0 ₀ -0 ₇
L	L	Н	L
н	Х	х	Z
х	н	х	Z
L	L	L	н
	Inputs		Outputs
OE ₃	Inputs \overline{OE}_4	I ₈ -I ₁₅	Outputs $\overline{O}_8 - \overline{O}_{15}$
OE ₃		I₈–I₁₅ Н	-
-	OE ₄		0 ₈ -0 ₁₅
L	OE ₄	Н	0 ₈ -0 ₁₅

H = HIGH Voltage Level L = LOW Voltage Level

X = Immaterial Z = High Impedance





Absolute Maximum Ratings(Note 1)

Supply Voltage (V _{CC}) DC Input Diode Current (I _{IK})	-0.5V to +7.0V
$V_1 = -0.5V$	–20 mA
1	201101
$V_I = V_{CC} + 0.5V$	+20 mA
DC Output Diode Current (I _{OK})	
$V_{O} = -0.5V$	-20 mA
$V_O = V_{CC} + 0.5V$	+20 mA
DC Output Voltage (V _O)	–0.5V to V_{CC} + 0.5V
DC Output Source/Sink Current (I _O)	\pm 50 mA
DC V _{CC} or Ground Current	
per Output Pin	\pm 50 mA
Storage Temperature	$-65^{\circ}C$ to $+150^{\circ}C$

Recommended Operating Conditions

Supply Voltage (V _{CC})	4.5V to 5.5V
Input Voltage (V _I)	0V to V _{CC}
Output Voltage (V _O)	0V to V_{CC}
Operating Temperature (T _A)	$-40^{\circ}C$ to $+85^{\circ}C$
Minimum Input Edge Rate ($\Delta V/\Delta t$)	125 mV/ns
V _{IN} from 0.8V to 2.0V	
V _{CC} @ 4.5V, 5.5V	

74ACT16540

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, with-out exception to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of FACT™ circuits outside databook specifications.

DC Electrical Characteristics

Symbol	Parameter	V_{CC} $T_A = +25^{\circ}C$		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	Units	Conditions	
Symbol	Minimum HIGH	(V)	Typ Gu		aranteed Limits	Units	Conditions
V _{IH}		4.5	1.5	2.0	2.0	V	V _{OUT} = 0.1V
Input Voltage		5.5	1.5	2.0	2.0	v	or $V_{CC} - 0.1V$
VIL	Maximum LOW	4.5	1.5	0.8	0.8	V	$V_{OUT} = 0.1V$
	Input Voltage	5.5	1.5	0.8	0.8	v	or $V_{CC} - 0.1V$
V _{ОН}	Minimum HIGH	4.5	4.49	4.4	4.4	V	L 50A
	Output Voltage	5.5	5.49	5.4	5.4	v	I _{OUT} = -50 μA
							$V_{IN} = V_{IL} \text{ or } V_{IH}$
		4.5		3.86	3.76	V	$I_{OH} = -24 \text{ mA}$
		5.5		4.86	4.76		I _{OH} = -24 mA (Note 2
V _{OL}	Maximum LOW	4.5	0.001	0.1	0.1	V	I _{OUT} = 50 μA
	Output Voltage	5.5	0.001	0.1	0.1	v	100T - 30 μA
							$V_{IN} = V_{IL} \text{ or } V_{IH}$
		4.5		0.36	0.44	V	$I_{OL} = 24 \text{ mA}$
		5.5		0.36	0.44		I _{OL} = 24 mA (Note 2)
I _{OZ}	Maximum 3-STATE	5.5		± 0.5	±5.0	μA	$V_I = V_{IL}, V_{IH}$
	Leakage Current	5.5		10.5	± 5.0	μΛ	$V_0 = V_{CC}, GND$
I _{IN} N	Maximum Input	5.5		±0.1	± 1.0	μΑ	$V_I = V_{CC}, GND$
	Leakage Current	5.5		± 0.1			
I _{CCT}	Maximum I _{CC} /Input	5.5	0.6		1.5	mA	$V_I = V_{CC} - 2.1V$
I _{CC}	Max Quiescent Supply Current	5.5		8.0	80.0	μΑ	$V_{IN} = V_{CC}$ or GND
I _{OLD}	Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65V Max
I _{OHD}	Output Current (Note 3)	5.5			-75	mA	V _{OHD} = 3.85V Min

Note 3: Maximum test duration 2.0 ms; one output loaded at a time.

74ACT16540


AC Electrical Characteristics


Symbol	Parameter	V _{CC} (V)	T _A = +25°C C _L = 50 pF			$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ $C_L = 50 \text{ pF}$		Units
-		(Note 4)	Min	Тур	Max	Min	Max	l
PLH	Propagation Delay	5.0	2.7	4.9	7.3	2.7	7.8	
PHL	Data to Output	5.0	3.0	5.1	7.3	3.0	7.8	ns
PZH	Output Enable	5.0	2.5	4.8	7.4	2.5	7.9	20
PZL	Time	5.0	2.7	5.3	8.0	2.7	8.5	ns
PHZ	Output Disable	5.0	2.5	5.4	8.3	2.5	8.7	
PLZ	Time	5.0	2.3	5.0	7.4	2.3	7.9	ns

Note 4: Voltage Range 5.0 is 5.0V \pm 0.5V.

Capacitance

Symbol	Parameter	Тур	Units	Conditions
C _{IN}	Input Pin Capacitance	4.5	pF	$V_{CC} = 5.0V$
C _{PD}	Power Dissipation Capacitance	30	pF	$V_{CC} = 5.0V$





Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.