74ACT16373 **16-Bit Transparent Latch with 3-STATE Outputs**

General Description


Features

- Separate control logic for each byte
- 16-bit version of the ACT373
- Outputs source/sink 24 mA
- TTL-compatible inputs

Ordering Code:

General De The ACT16373 col 3-STATE outputs a ions. The device i ransparent to the HIGH. When LE is s latched. Data a	373 ansparent	 as oriented applicane flip-flops appear bit version of the ACT373 ch Enable (LE) is exist the setup time when the Output ch Enable (LE) is exist to setup time when the Output 			
Ordering C	O de: Package Number	Package Description			
4ACT16373MEA	MS48A	48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide			
	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide			
74ACT16373MTD	Tape and Reel. Specify b				

Logic Symbol



Pin Descriptions

Pin Names	Description					
OEn	Output Enable Input (Active Low)					
LEn	Latch Enable Input					
I ₀ -I ₁₅	Inputs					
O ₀ -O ₁₅	Outputs					

Connection Diagram						
$\begin{array}{c} \overline{OE}_1 & - & - \\ \overline{O}_0 & - & - \\ 0_1 & - & - \\ 0_2 & - & - \\ 0_3 & - & - \\ 0_3 & - & - \\ 0_3 & - & - \\ 0_4 & - & - \\ 0_5 & - & - \\ 0_6 & - & - \\ 0_7 & - & - \\ 0_8 & - & - \\ 0_7 & - & - \\ 0_8 & - & - \\ 0_7 & - & - \\ 0_8 & - & - \\ 0_1 & - & $	1 48 2 47 3 46 4 45 5 44 6 43 7 42 8 41 9 40 10 39 11 38 12 37 13 36 14 35 15 34 16 33 17 32 18 31 19 30 20 29 21 28 22 27	LE ₁ - LE ₁ - LO - LO				
0 ₁₅ — 0E ₂ —	23 26 24 25	- 1 ₁₅ - LE ₂				

FACT™ is a trademark of Fairchild Semiconductor Corporation.

© 1999 Fairchild Semiconductor Corporation DS500297

Functional Description

The ACT16373 contains sixteen D-type latches with 3-STATE standard outputs. The device is byte controlled with each byte functioning identically, but independent of the other. Control pins can be shorted together to obtain full 16-bit operation. The following description applies to each byte. When the Latch Enable (LE_n) input is HIGH, data on the D_n enters the latches. In this condition the latches are transparent, i.e., a latch output will change states each time its D input changes. When LE_n is LOW, the latches store information that was present on the D inputs a setup time preceding the HIGH-to-LOW transition of LE_n. The 3-STATE standard outputs are controlled by the Output Enable (\overline{OE}_n) input. When \overline{OE}_n is LOW, the standard outputs are in the 2-state mode. When \overline{OE}_n is HIGH, the standard outputs are in the high impedance mode but this does not interfere with entering new data into the latches.

Truth Tables


	Inputs		Outputs
LE ₁	OE ₁	I ₀ —I ₇	0 ₀ –0 ₇
Х	Н	Х	Z
н	L	L	L
Н	L	Н	н
L	L	Х	(Previous)
	Inputs		Outputs
LE ₂		I ₈ –I ₁₅	0 ₈ –0 ₁₅
LE ₂ X		I ₈ –I ₁₅ Х	-
	0E ₂		0 ₈ -0 ₁₅
Х	0E ₂	X	0 ₈ -0 ₁₅

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

 $\label{eq:zero} \begin{array}{l} {\sf Z} = {\sf High \ Impedance} \\ {\sf Previous} = {\sf previous \ output \ prior \ to \ HIGH-to-LOW \ transition \ of \ LE} \end{array}$



Absolute Maximum Ratings(Note 1)

Supply Voltage (V _{CC})	-0.5V to +7.0V
DC Input Diode Current (IIK)	
$V_{I} = -0.5V$	–20 mA
$V_I = V_{CC} + 0.5V$	+20 mA
DC Output Diode Current (I _{OK})	
$V_{O} = -0.5V$	–20 mA
$V_O = V_{CC} + 0.5V$	+20 mA
DC Output Voltage (V _O)	–0.5V to V_{CC} + 0.5V
DC Output Source/Sink Current (I _O)	+50 mA
DC V _{CC} or Ground Current	+50 mA
per Output Pin	
Junction Temperature	+140°C
Storage Temperature	-65°C to+150°C

Recommended Operating Conditions

Supply Voltage (V _{CC})	4.5V to 5.5V
Input Voltage (V _I)	0V to V _{CC}
Output Voltage (V _O)	0V to V_{CC}
Operating Temperature (T _A)	$-40^{\circ}C$ to $+85^{\circ}C$
Minimum Input Edge Rate ($\Delta V/\Delta t$)	125 mV/ns
V _{IN} from 0.8V to 2.0V	
V _{CC} @ 4.5V, 5.5V	

74ACT16373

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of FACT™ circuits outside databook specifications.

DC Electrical Characteristics

Symbol	Parameter	v _{cc}	$T_A = +25^{\circ}C$		V _{CC} T _A = +25		$T_A = -40^{\circ}C$ to $+85^{\circ}C$	Units	Conditions
		(V)	Тур	Gu	Guaranteed Limits				
VIH	Minimum HIGH	4.5	1.5	2.0	2.0	V	$V_{OUT} = 0.1V$		
	Input Voltage	5.5	1.5	2.0	2.0	v	or $V_{CC} - 0.1V$		
VIL	Maximum LOW	4.5	1.5	0.8	0.8	V	$V_{OUT} = 0.1V$		
	Input Voltage	5.5	1.5	0.8	0.8	v	or $V_{CC} - 0.1V$		
V _{OH}	Minimum HIGH	4.5	4.49	4.4	4.4	V	L _ 50 A		
	Output Voltage	5.5	5.49	5.4	5.4	v	I _{OUT} = -50 μA		
							$V_{IN} = V_{IL} \text{ or } V_{IH}$		
		4.5		3.86	3.76	V	$I_{OH} = -24 \text{ mA}$		
		5.5		4.86	4.76		I _{OH} = -24 mA (Note 2)		
V _{OL}	Maximum LOW	4.5	0.001	0.1	0.1	V	L 50 ··· A		
	Output Voltage	5.5	0.001	0.1	0.1	v	l _{OUT} = 50 μA		
							$V_{IN} = V_{IL} \text{ or } V_{IH}$		
		4.5		0.36	0.44	V	I _{OL} = 24 mA		
		5.5		0.36	0.44		I _{OL} = 24 mA (Note 2)		
I _{OZ}	Maximum 3-STATE	5.5		± 0.5	± 5.0	μA	$V_I = V_{IL}, V_{IH}$		
	Leakage Current	5.5		± 0.5	± 5.0	μΑ	$V_{O} = V_{CC}, GND$		
I _{IN}	Maximum Input	5.5		± 0.1	± 1.0	μA	$V_{I} = V_{CC}$, GND		
	Leakage Current	5.5		± 0.1	1.0	μΑ	$v_1 = v_{CC}$, GND		
ICCT	Maximum I _{CC} /Input	5.5	0.6		1.5	mA	$V_{I} = V_{CC} - 2.1V$		
I _{CC}	Max Quiescent Supply Current	5.5		8.0	80.0	μΑ	$V_{IN} = V_{CC}$ or GND		
I _{OLD}	Minimum Dynamic	5.5		1	75	mA	V _{OLD} = 1.65V Max		
IOHD	Output Current (Note 3)				-75	mA	V _{OHD} = 3.85V Min		

Note 2: All outputs loaded; thresholds associated with output under test.

Note 3: Maximum test duration 2.0 ms; one output loaded at a time.

74ACT16373

AC Electrical Characteristics

Symbol	Parameter	V _{CC} (V)	T _A = +25°C C _L = 50 pF			T _A = -40°C to +85°C C _L = 50 pF		Units
		(Note 4)	Min	Тур	Max	Min	Max	
t _{PLH}	Propagation Delay	5.0	3.1	5.3	7.9	3.1	8.4	
t _{PHL}	D _n to O _n		2.6	4.6	7.3	2.6	7.8	ns
t _{PLH}	Propagation Delay	5.0	3.1	5.4	7.9	3.2	8.4	200
t _{PHL}	LE to O _n		2.8	4.9	7.3	2.8	7.8	ns
t _{PZH}	Output Enable	5.0	2.5	4.7	7.4	2.5	7.9	
t _{PZL}	Delay		2.7	4.8	7.5	2.7	8.0	ns
t _{PHZ}	Output Disable	5.0	2.1	5.1	7.9	2.1	8.2	
t _{PLZ}	Delay		2.0	4.5	7.4	2.0	7.9	ns


AC Operating Requirements


Symbol	Parameter	V _{CC} (V) (Note 5)	T _A = +25°C C _L = 50 pF Guara	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ $C_L = 50 \text{ pF}$	Units
t _S	Setup Time, HIGH or LOW, Input to Clock	5.0	3.0	3.0	ns
t _H	Hold time, HIGH or LOW, Input to Clock	5.0	1.5	1.5	ns
t _W	CS Pulse Width, HIGH or LOW	5.0	4.0	4.0	ns

Note 5: Voltage Range 5.0 is $5.0V\pm0.5V$

Capacitance

Symbol	Parameter	Тур	Units	Conditions
C _{IN}	Input Capacitance	4.5	pF	$V_{CC} = 5.0V$
C _{PD}	Power Dissipation Capacitance	30	pF	$V_{CC} = 5.0V$





Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.