74ACT16244 16-Bit Buffer/Line Driver with 3-STATE Outputs

## 74ACT16244 16-Bit Buffer/Line Driver with 3-STATE Outputs

#### **General Description**

FAIRCHILD

SEMICONDUCTOR

Features

The ACT16244 contains sixteen non-inverting buffers with 3-STATE outputs designed to be employed as a memory and address driver, clock driver, or bus oriented transmitter/receiver. The device is nibble controlled. Each nibble has separate 3-STATE control inputs which can be shorted together for full 16-bit operation.

#### Separate control logic for each byte and nibble

- 16-bit version of the ACT244
- Outputs source/sink 24 mA

**Connection Diagram** 

TTL-compatible inputs

#### **Ordering Code:**

Order Number	Package Number	Package Description					
74ACT16244SSC	MS48A	48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide					
74ACT16244MTD MTD48 48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide							
Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code							

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

Lo	gic	S	jy I	m	bo	b											
																	_
	I <sub>0</sub>	ł	I <sub>2</sub>	I <sub>3</sub>	I <sub>4</sub>	l5	1 <sub>6</sub>	I <sub>7</sub>	1 <sub>8</sub>	وا	4 <sub>0</sub>	41	<sup> </sup> 12	43	<sup>1</sup> 14	I <sub>15</sub>	
-0	0E <sub>1</sub>															0E3	þ
-0	0E <sub>2</sub>															0E <sub>4</sub>	þ
	0 <sub>0</sub>	01	02	03	04	05	06	07	08	09	0 <sub>10</sub>	0 <sub>11</sub>	012	0 <sub>1 3</sub>	0 <sub>14</sub>	0 <sub>15</sub>	
											Τ						-

#### **Pin Description**

Pin Names	Description
OEn	Output Enable Input (Active LOW)
I <sub>0</sub> —I <sub>15</sub>	Inputs
O <sub>0</sub> -O <sub>15</sub>	Outputs

	agram		
1			
0E1 -	1	48	- 0E <sub>2</sub>
0 <sub>0</sub> —	2	47	— I <sub>0</sub>
0 <sub>1</sub> —	3	46	-4
GND —	4	45	- GND
0 <sub>2</sub> —	5	44	- I <sub>2</sub>
0 <sub>3</sub> —	6	43	- I <sub>3</sub>
v <sub>cc</sub> —	7	42	— v <sub>cc</sub>
0 <sub>4</sub> —	8	41	— I <sub>4</sub>
0 <sub>5</sub> —	9	40	- I <sub>5</sub>
GND —	10	39	- GND
° <sub>6</sub> —	11	38	— I <sub>6</sub>
0 <sub>7</sub> —	12	37	- 1 <sub>7</sub>
0 <sub>8</sub> —	13	36	- I <sub>8</sub>
° <sub>9</sub> —	14	35	— I <sub>9</sub>
GND —	15	34	- GND
o <sub>10</sub> —	16	33	- 4 <sub>10</sub>
0 <sub>11</sub> —	17	32	- 41
v <sub>cc</sub> —	18	31	-v <sub>cc</sub>
0 <sub>12</sub> —	19	30	- I <sub>12</sub>
0 <sub>13</sub> —	20	29	— I <sub>1 3</sub>
GND —	21	28	- GND
0 <sub>14</sub> —	22	27	— I <sub>1 4</sub>
0 <sub>15</sub> —	23	26	- I <sub>15</sub>
OE, -	24	25	OE,

FACT<sup>™</sup> is a trademark of Fairchild Semiconductor Corporation.

#### **Functional Description**

The ACT16244 contains sixteen non-inverting buffers with 3-STATE standard outputs. The device is nibble (4 bits) controlled with each nibble functioning identically, but inde-pendent of the other. The control pins can be shorted together to obtain full 16-bit operation. The 3-STATE outputs are controlled by an Output Enable  $(\overline{OE}_n)$  input for each nibble. When  $\overline{OE}_n$  is LOW, the outputs are in 2-state mode. When  $\overline{\text{OE}}_n$  is HIGH, the outputs are in the high impedance mode, but this does not interfere with entering new data into the inputs.

#### **Truth Tables**

Inj	Outputs	
OE <sub>1</sub>	I <sub>0</sub> –I <sub>3</sub>	0 <sub>0</sub> –0 <sub>3</sub>
L	L	L
L	н	н
Н	Х	Z


Inp	Outputs	
0E2	I <sub>4</sub> —I <sub>7</sub>	0 <sub>4</sub> -0 <sub>7</sub>
L	L	L
L	н	Н
Н	Х	Z

Inj	outs	Outputs		Inputs				
$\overline{OE}_3$	I <sub>8</sub> –I <sub>11</sub>	0 <sub>8</sub> –0 <sub>11</sub>	OE <sub>4</sub>	I <sub>12</sub> –I <sub>15</sub>	O <sub>12</sub> -O <sub>15</sub>			
L	L	L	L	L	L			
L	н	н	L	н	н			
Н	х	Z	н	х	Z			

H = HIGH Voltage Level L = LOW Voltage Level

X = Immaterial Z = High Impedance

#### Logic Diagram



#### Absolute Maximum Ratings(Note 1)

Supply Voltage (V <sub>CC</sub> ) DC Input Diode Current (I <sub>IK</sub> )	-0.5V to +7.0V
$V_1 = -0.5V$	–20 mA
$V_I = V_{CC} + 0.5V$	+20 mA
DC Output Diode Current (I <sub>OK</sub> )	
$V_{O} = -0.5V$	–20 mA
$V_O = V_{CC} + 0.5V$	+20 mA
DC Output Voltage (V <sub>O</sub> )	–0.5V to $V_{CC}$ + 0.5V
DC Output Source/Sink Current (I <sub>O</sub> )	±50 mA
DC V <sub>CC</sub> or Ground Current	
per Output Pin	±50 mA
Junction Temperature	+140°C
Storage Temperature	$-65^{\circ}C$ to $+150^{\circ}C$

# Recommended Operating Conditions

Supply Voltage (V <sub>CC</sub> )	4.5V to 5.5V
Input Voltage (V <sub>I</sub> )	0V to V <sub>CC</sub>
Output Voltage (V <sub>O</sub> )	0V to V <sub>CC</sub>
Operating Temperature (T <sub>A</sub> )	$-40^{\circ}C$ to $+85^{\circ}C$
Minimum Input Edge Rate ( $\Delta V/\Delta t$ )	125 mV/ns
V <sub>IN</sub> from 0.8V to 2.0V	
V <sub>CC</sub> @ 4.5V, 5.5V	

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of FACT™ circuits outside databook specifications.

#### **DC Electrical Characteristics**

Symbol	Parameter	V <sub>cc</sub>	$T_A = +25^{\circ}C$		$\textbf{T}_{\textbf{A}} = -40^{\circ}\textbf{C} \text{ to } +85^{\circ}\textbf{C}$	Units	Conditions	
Symbol	Falameter	(V)	Тур	Gu	aranteed Limits	Units	Conditions	
/ <sub>IH</sub>	Minimum HIGH Input Voltage	4.5	1.5	2.0	2.0	V	$V_{OUT} = 0.1V$	
		5.5	1.5	2.0	2.0	v	or $V_{CC} - 0.1V$	
/ <sub>IL</sub>	Maximum LOW Input Voltage	4.5	1.5	0.8	0.8	v	$V_{OUT} = 0.1V$	
		5.5	1.5	0.8	0.8	v	or $V_{CC} - 0.1V$	
V <sub>он</sub>	Minimum HIGH Output Voltage	4.5	4.49	4.4	4.4	V	L 50A	
		5.5	5.49	5.4	5.4	v	I <sub>OUT</sub> = -50 μA	
							$V_{IN} = V_{IL} \text{ or } V_{IH}$	
		4.5		3.86	3.76	V	$I_{OH} = -24 \text{ mA}$	
		5.5		4.86	4.76		I <sub>OH</sub> = -24 mA (Note 2)	
V <sub>OL</sub>	Maximum LOW Output Voltage	4.5	0.001	0.1	0.1	V	I <sub>OUT</sub> = 50 μA	
		5.5	0.001	0.1	0.1	v	1 <sub>OUT</sub> = 50 μA	
							$V_{IN} = V_{IL} \text{ or } V_{IH}$	
		4.5		0.36	0.44	V	$I_{OH} = 24 \text{ mA}$	
		5.5		0.36	0.44		I <sub>OH</sub> = 24 mA (Note 2)	
l <sub>oz</sub>	Maximum 3-STATE Leakage Current	5.5		± 0.5	± 5.0	μΑ	$V_I = V_{IL}, V_{IH}$	
							$V_O = V_{CC}, GND$	
I <sub>IN</sub>	Maximum Input Leakage Current	5.5		± 0.1	± 1.0	μΑ	$V_I = V_{CC}, GND$	
сст	Maximum I <sub>CC</sub> /Input	5.5	0.6		1.5	mA	$V_{I} = V_{CC} - 2.1V$	
сс	Max Quiescent Supply Current	5.5		8.0	80.0	μΑ	$V_{IN} = V_{CC}$ or GND	
OLD	Minimum Dynamic	5.5			75	mA	V <sub>OLD</sub> = 1.65V Max	
OHD	Output Current (Note 3)	5.5			-75	mA	V <sub>OHD</sub> = 3.85V Min	

Note 3: Maximum test duration 2.0 ms; one output loaded at a time.

74ACT16244


### **AC Electrical Characteristics**


Symbol	Parameter	Parameter (V)		T <sub>A</sub> = +25°C C <sub>L</sub> = 50 pF			$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ $C_L = 50 \text{ pF}$		
		(Note 4)	Min	Тур	Max	Min	Max		
t <sub>PLH</sub>	Propagation	5.0	3.0	5.2	7.3	3.0	7.8		
t <sub>PHL</sub>	Delay A <sub>n</sub> , B <sub>n</sub> to B <sub>n</sub> , A <sub>n</sub>	5.0	2.5	4.8	6.8	2.5	7.3	ns	
t <sub>PZH</sub>	Output Enable	5.0	2.5	5.0	7.4	2.5	7.9	ns	
t <sub>PZL</sub>	Time	5.0	2.7	4.6	7.5	2.7	8.0	115	
t <sub>PHZ</sub>	Output Disable	5.0	2.3	5.0	7.9	2.3	8.2	-	
t <sub>PLZ</sub>	Time	5.0	2.0	4.6	7.4	2.0	7.9	ns	

Note 4: Voltage Range 5.0 is 5.0V  $\pm$  0.5V.

#### Capacitance

Symbol	Parameter	Тур	Units	Conditions
C <sub>IN</sub>	Input Pin Capacitance	4.5	pF	V <sub>CC</sub> = 5.0V
C <sub>PD</sub>	Power Dissipation Capacitance	30	pF	V <sub>CC</sub> = 5.0V





www.fairchildsemi.com

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications. **LIFE SUPPORT POLICY** 

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com