

February 1990 Revised November 1999

#### 100311

## **Low Skew 1:9 Differential Clock Driver**

#### **General Description**

The 100311 contains nine low skew differential drivers, designed for generation of multiple, minimum skew differential clocks from a single differential input (CLKIN,  $\overline{\text{CLKIN}}$ ). If a single-ended input is desired, the  $V_{BB}$  output pin may be used to drive the remaining input line. A HIGH on the enable pin ( $\overline{\text{EN}}$ ) will force a  $\underline{\text{LOW}}$  on all of the  $\overline{\text{CLK}}_n$  outputs and a HIGH on all of the  $\overline{\text{CLK}}_n$  output pins. The 100311 is ideal for distributing a signal throughout a system without worrying about the original signal becoming too corrupted by undesirable delays and skew.

#### **Features**


- Low output-to-output skew
- 2000V ESD protection
- 1:9 low skew clock driver
- Differential inputs and outputs
- Available to industrial grade temperature range (PLCC package only)

#### **Ordering Code:**


Order Number	Package Number	Package Description
100311QC	V28A	28-Lead Plastic Lead Chip Carrier (PLCC), JEDEC MO-047, 0.450 Square
100311QI		28-Lead Plastic Lead Chip Carrier (PLCC), JEDEC MO-047, 0.450 Square Industrial Temperature Range (-40°C to +85°C)

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

#### **Logic Symbol**



### **Connection Diagram**



#### **Pin Descriptions**

Pin Names	Description
CLKIN, CLKIN	Differential Clock Inputs
EN	Enable
$CLK_{0-8}, \overline{CLK}_{0-8}$	Differential Clock Outputs
V <sub>BB</sub>	V <sub>BB</sub> Output
NC	No Connect

#### **Truth Table**

CLKIN	CLKIN	EN	CLK <sub>n</sub>	CLK <sub>n</sub>
L	Н	L	L	Н
Н	L	L	Н	L
X	Х	Н	L	Н

### **Absolute Maximum Ratings**(Note 1)

## Recommended Operating Conditions

Case Temperature (T<sub>C</sub>)

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum rating. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: ESD testing conforms to MIL-STD-883, Method 3015.

#### **Commercial Version**

#### **DC Electrical Characteristics** (Note 3)

 $V_{EE} = -4.2 V$  to  $-5.7 V,~V_{CC} = V_{CCA} = GND,~T_{C} = 0 ^{\circ} C$  to  $+85 ^{\circ} C$ 

Symbol	Parameter	Min	Тур	Max	Units	Conditions			
V <sub>OH</sub>	Output HIGH Voltage	-1025	-955	-870	mV	V <sub>IN</sub> = V <sub>IH</sub> (Max)	Loading with		
V <sub>OL</sub>	Output LOW Voltage	-1830	-1705	-1620	mV	or V <sub>IL</sub> (Min)	50Ω to −2.0V		
V <sub>OHC</sub>	Output HIGH Voltage	-1035			mV	$V_{IN} = V_{IH}$	Loading with		
V <sub>OLC</sub>	Output LOW Voltage			-1610	mV	or V <sub>IL</sub> (Max)	50Ω to −2.0V		
V <sub>BB</sub>	Output Reference Voltage	-1380	-1320	-1260	mV	$I_{VBB} = -300  \mu A$	•		
V <sub>DIFF</sub>	Input Voltage Differential	150			mV	Required for Full Output Swing			
V <sub>CM</sub>	Common Mode Voltage	V <sub>CC</sub> - 2.0		V <sub>CC</sub> - 0.5	V				
V <sub>IH</sub>	Input HIGH Voltage	-1165		-870	mV	Guaranteed HIGH Signa	al for		
						All Inputs			
V <sub>IL</sub>	Input LOW Voltage	-1830		-1475	mV	Guaranteed LOW Signa	l for		
						All Inputs			
I <sub>IL</sub>	Input LOW Current	0.50			μΑ	$V_{IN} = V_{IL}$ (Min)			
I <sub>IH</sub>	Input HIGH Current					V <sub>IN</sub> = V <sub>IH</sub> (Max)			
	CLKIN, CLKIN			100	μΑ				
	EN			250					
I <sub>CBO</sub>	Input Leakage Current	-10			μΑ	$V_{IN} = V_{EE}$			
I <sub>EE</sub>	Power Supply Current	-115		-57	mA	Inputs Open			

**Note 3:** The specified limits represent the "worst case" value for the parameter. Since these values normally occur at the temperature extremes, additional noise immunity and guardbanding can be achieved by decreasing the allowable system operating ranges. Conditions for testing shown in the tables are chosen to guarantee operation under "worst case" conditions.

## Commercial Version (Continued) AC Electrical Characteristics

 $V_{\text{EE}} = -4.2 \text{V to } -5.7 \text{V}, \ V_{\text{CC}} = V_{\text{CCA}} = \text{GND}$ 

Parameter		$T_C = 0^{\circ}C$	;	T <sub>C</sub> = +25°C			T <sub>C</sub> = +85°C			Unite	Conditions
	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Ullits	Conditions
Max Toggle Frequency	750			750			750			MHz	(Note 4)
CLKIN to Q <sub>n</sub>											
Propagation Delay,											
CLKIN <sub>n</sub> to CLK <sub>n</sub>											
Differential	0.75	0.84	0.95	0.75	0.86	0.95	0.84	0.93	1.04	ns	Figure 3
Single-Ended	0.65	0.90	1.05	0.67	0.93	1.17	0.74	1.06	1.24		
Propagation Delay	0.75	1.03	1.20	0.80	1.05	1.25	0.85	1.12	1.35	ns	Figure 2
SEL to Output											
LH-HL Skew		10	30		10	30		10	30		(Note 5)(Note 8)
Gate-Gate Skew LH		20	50		20	50		20	50	no	(Note 6)(Note 8)
Gate-Gate Skew HL		20	50		20	50		20	50	ps	(Note 6)(Note 8)
Gate-Gate LH-HL Skew		30	60		30	60		30	60		(Note 7)(Note 8)
Setup Time	250			250			300			ps	
EN <sub>n</sub> to CLKIN <sub>n</sub>											
Hold Time	0			0			0			ps	
EN <sub>n</sub> to CLKIN <sub>n</sub>											
Release Time	300			300			300			ps	
EN <sub>n</sub> to CLKIN <sub>n</sub>											
Transition Time	275	500	750	275	480	750	275	460	750	ps	Figure 4
20% to 80%, 80% to 20%											
	Max Toggle Frequency CLKIN to Q <sub>n</sub> Propagation Delay, CLKIN <sub>n</sub> to CLK <sub>n</sub> Differential Single-Ended Propagation Delay SEL to Output LH-HL Skew Gate-Gate Skew LH Gate-Gate Skew HL Gate-Gate LH-HL Skew Setup Time EN <sub>n</sub> to CLKIN <sub>n</sub> Hold Time EN <sub>n</sub> to CLKIN <sub>n</sub> Release Time EN <sub>n</sub> to CLKIN <sub>n</sub>	Nameter   Min	Max Toggle Frequency	Min Typ Max	Parameter         Min         Typ         Max         Min           750         750         750         750           750         750         750         750           750         750         750         750           CLKINn Single-Ended         0.65         0.90         1.05         0.67           Propagation Delay SEL to Output         0.75         1.03         1.20         0.80           BEL to Output         10         30         30         60           Gate-Gate Skew LH Gate-Gate LH-HL Skew         20         50         50         30         60           Setup Time ENn to CLKINn         250         250         250         250         250           ENn to CLKINn         0         0         0         0         0         0           Release Time ENn to CLKINn         300         300         300         300         275	Min   Typ   Max   Min   Typ   Max   Typ   Typ   Max   Typ   Typ   Max   Typ   Typ	Min   Typ   Max   Min   Typ   Max	Min   Typ   Max   Min   Typ   Max   Min   Min	Min   Typ   Max   Min   Typ   Typ	Min   Typ   Max   Typ   Typ	Min   Typ   Max   Typ   Typ

Note 4: f<sub>MAX</sub> = the highest frequency at which output V<sub>QL</sub>/V<sub>QH</sub> levels still meet V<sub>IN</sub> specifications. The F311 will function @ 1 GHz.

Note 5: tpS describes opposite edge skews, i.e. the difference between the delay of a differential output signal pair's LOW-to-HIGH and HIGH-to-LOW propagation delays. With differential signal pairs, a LOW-to-HIGH or HIGH-to-LOW transition is defined as the transition of the true output or input pin.

Note 6: t<sub>OSLH</sub> describes in-phase gate-to-gate differential propagation skews with all differential outputs going LOW-to-HIGH; t<sub>OSHL</sub> describes the same conditions except with the outputs going HIGH-to-LOW.

Note 7:  $t_{OST}$  describes the maximum worst case difference in any of the  $t_{PS}$ ,  $t_{OSLH}$  or  $t_{OST}$  delay paths combined.

Note 8: The skew specifications pertain to differential I/O paths.

#### **Industrial Version**

#### DC Electrical Characteristics (Note 9)

 $V_{EE} = -4.2 V$  to  $-5.7 V,~V_{CC} = V_{CCA} = GND,~T_{C} = -40 ^{\circ}C$  to  $+85 ^{\circ}C$ 

Symbol	Parameter	T <sub>C</sub> = -	–40°C	T <sub>C</sub> = 0°C	to +85°C	Units	Conditions		
Cymbol		Min	Max	Min	Max	Onito			
V <sub>OH</sub>	Output HIGH Voltage	-1085	-870	-1025	-870	mV	V <sub>IN</sub> = V <sub>IH</sub> (Max)	Loading with	
V <sub>OL</sub>	Output LOW Voltage	-1830	-1575	-1830	-1620	mV	or V <sub>IL</sub> (Min)	$50\Omega$ to $-2.0\text{V}$	
V <sub>OHC</sub>	Output HIGH Voltage	-1095		-1035		mV	$V_{IN} = V_{IH}$	Loading with	
V <sub>OLC</sub>	Output LOW Voltage		-1565		-1610	mV	or V <sub>IL</sub> (Min)	$50\Omega$ to $-2.0V$	
$V_{BB}$	Output Reference Voltage	-1395	-1255	-1380	-1260	mV	$I_{VBB} = -300 \mu A$		
$V_{DIFF}$	Input Voltage Differential	150		150		mV	Required for Full Out	put Swing	
$V_{CM}$	Common Mode Voltage	V <sub>CC</sub> - 2.0	V <sub>CC</sub> - 0.5	V <sub>CC</sub> - 2.0	V <sub>CC</sub> -0.5	V			
V <sub>IH</sub>	Input HIGH Voltage	-1170	-870	-1165	-870	mV	Guaranteed HIGH Si	gnal for	
							All Inputs		

# Industrial Version (Continued) DC Electrical Characteristics (Note 9)

 $V_{EE} = -4.2V$  to -5.7V,  $V_{CC} = V_{CCA} = GND$ 

Symbol	Parameter	$T_C = -40^{\circ}C$		T <sub>C</sub> = 0°C	to +85°C	Units	Conditions		
Oymboi		Min	Max	Min	Max	Units	Conditions		
V <sub>IL</sub>	Input LOW Voltage	-1830	-1480	-1830	-1475	mV	Guaranteed LOW Signal for		
							All Inputs		
I <sub>IL</sub>	Input LOW Current	0.50		0.50		μΑ	$V_{IN} = V_{IL}$ (Min)		
I <sub>IH</sub>	Input HIGH Current						V <sub>IN</sub> = V <sub>IH</sub> (Max)		
	CLKIN, CLKIN		100		100	μΑ			
	EN		250		250				
I <sub>CBO</sub>	Input Leakage Current	-10		-10		μΑ	$V_{IN} = V_{EE}$		
I <sub>EE</sub>	Power Supply Current	-115	-57	-115	-57	mA	Inputs Open		
$V_{PP}$	Minimum Input Swing	150		150		mV			
V <sub>CMR</sub>	Common Mode Range	V <sub>CC</sub> -2.0	V <sub>CC</sub> -0.5	V <sub>CC</sub> -2.0	V <sub>CC</sub> -0.5	V			

Note 9: The specified limits represent the "worst case" value for the parameter. Since these values normally occur at the temperature extremes, additional noise immunity and guardbanding can be achieved by decreasing the allowable system operating ranges. Conditions for testing shown in the tables are chosen to guarantee operation under "worst case" conditions.

#### **AC Electrical Characteristics**

 $V_{EE} = -4.2 V$  to -5.7 V,  $V_{CC} = V_{CCA} = GND$ 

Symbol	Parameter	Т	$T_C = -40^{\circ}C$			T <sub>C</sub> = +25°C			T <sub>C</sub> = +85°C			Conditions
Cymbol		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Units	Conditions
f <sub>MAX</sub>	Max Toggle Frequency	750			750			750			MHz	(Note 10)
	CLKIN to Q <sub>n</sub>											
t <sub>PLH</sub>	Propagation Delay,											
t <sub>PHL</sub>	CLKIN <sub>n</sub> to CLK <sub>n</sub>											
	Differential	0.72	0.81	0.92	0.77	0.86	0.95	0.84	0.93	1.04	ns	Figure 3
	Single-Ended	0.62	0.89	1.02	0.67	0.93	1.17	0.74	1.06	1.24		
t <sub>PLH</sub>	Propagation Delay	0.70	0.97	1.20	0.80	1.05	1.25	0.85	1.12	1.35	ns	Figure 2
t <sub>PHL</sub>	SEL to Output											
t <sub>PS</sub>	LH-HL Skew		10	30		10	30		10	30		(Note 11)(Note 14)
toslh	Gate-Gate Skew LH		20	50		20	50		20	50	ps	(Note 12)(Note 14)
toshl	Gate-Gate Skew HL		20	50		20	50		20	50		(Note 12)(Note 14)
t <sub>OST</sub>	Gate-Gate LH-HL Skew		30	60		30	60		30	60		(Note 13)(Note 14)
t <sub>S</sub>	Setup Time	250			250			300			ps	
	EN <sub>n</sub> to CLKIN <sub>n</sub>											
t <sub>H</sub>	Hold Time	0			0			0			ps	
	EN <sub>n</sub> to CLKIN <sub>n</sub>											
t <sub>R</sub>	Release Time	300			300			300			ps	
	EN <sub>n</sub> to CLKIN <sub>n</sub>											
t <sub>TLH</sub>	Transition Time	275	500	750	275	480	750	275	460	750	ps	Figure 4
t <sub>THL</sub>	20% to 80%, 80% to 20%											

Note 10:  $f_{MAX}$  = the highest frequency of which output  $V_{OL}/V_{OH}$  levels still meet  $V_{IN}$  specifications. The F311 will function @ 1 GHz


Note 11: tpg describes opposite edge skews, i.e. the difference between the delay of a differential output signal pair's LOW-to-HIGH and HIGH-to-LOW propagation delays. With differential signal pairs, a LOW-to-HIGH or HIGH-to-LOW transition is defined as the transition of the true output or input pin.

Note 12: t<sub>OSLH</sub> describes in-phase gate differential propagation skews with all differential outputs going LOW-to-HIGH; t<sub>OSHL</sub> describes the same conditions except with the outputs going HIGH-to-LOW.

Note 13:  $t_{OST}$  describes the maximum worst case difference in any of the  $t_{PS}$ ,  $t_{OSLH}$  or  $t_{OST}$  delay paths combined.

Note 14: The skew specifications pertain to differential I/O paths.

## **Test Circuit**



#### Note:

Shown for testing CLKIN to CLK1 in the differential mode.


L1, L2, L3 and L4 = equal length  $50\Omega$  impedance lines.

All unused inputs and outputs are loaded with 50  $\!\Omega$  in parallel with  $\!\leq\!3$  pF to GND.


Scope should have  $50\Omega$  input terminator internally.

FIGURE 1. AC Test Circuit

## **Switching Waveforms**



#### Physical Dimensions inches (millimeters) unless otherwise noted



28-Lead Plastic Lead Chip Carrier (PLCC), JEDEC MO-047, 0.450 Square Package Number V28A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com