# DATA SHEET



# MOS INTEGRATED CIRCUIT

# Direct Rambus DRAM RIMM<sup>™</sup> Module 64M-BYTE (32M-WORD x 18-BIT)

#### Description

The Direct Rambus RIMM module is a general-purpose high-performance memory module subsystem suitable for use in a broad range of applications including computer memory, personal computers, workstations, and other applications where high bandwidth and low latency are required.

MC-4R64FKE8D modules consists of two 288M Direct Rambus DRAM (Direct RDRAM) devices (µPD488588). These are extremely high-speed CMOS DRAMs organized as 16M words by 18 bits. The use of Rambus Signaling Level (RSL) technology permits 600MHz, 711MHz or 800MHz transfer rates while using conventional system and board design technologies.

Direct RDRAM devices are capable of sustained data transfers at 1.25 ns per two bytes (10 ns per sixteen bytes).

The architecture of the Direct RDRAM enables the highest sustained bandwidth for multiple, simultaneous, randomly addressed memory transactions. The separate control and data buses with independent row and column control yield over 95 % bus efficiency. The Direct RDRAM's 32 banks support up to four simultaneous transactions per device.

#### Features

- 184 edge connector pads with 1mm pad spacing
- 64 MB Direct RDRAM storage
- Each RDRAM<sup>®</sup> has 32 banks, for 64 banks total on module
- · Gold plated contacts
- RDRAMs use Chip Scale Package (CSP)
- Serial Presence Detect support
- Operates from a 2.5 V supply
- Powerdown self refresh modes
- Separate Row and Column buses for higher efficiency
- Over Drive Factor (ODF) support


The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version. Not all devices/types available in every country. Please check with local Elpida Memory, Inc. for availability and additional information.

Document No. E0080N20 (Ver 2.0) Date Published June 2002 (K) Japan URL: http://www.elpida.com

## Order information

Part number	Organization	I/O Freq.	RAS access time	Package	Mounted devices
		MHz	ns		
MC-4R64FKE8D - 845	32M x 18	800	45	184 edge connector pads RIMM	2 pieces of
MC-4R64FKE8D - 745		711	45	with heat spreader	μPD488588FF
MC-4R64FKE8D - 653		600	53	Edge connector : Gold plated	FBGA (µBGA <sup>®</sup> ) package

#### **Module Pad Configuration**



## **Module Pad Names**

Pad	Signal Name	Pad	Signal Name
A1	GND	B1	GND
A2	LDQA8	B2	LDQA7
A3	GND	B3	GND
A4	LDQA6	B4	LDQA5
A5	GND	B5	GND
A6	LDQA4	B6	LDQA3
A7	GND	B7	GND
A8	LDQA2	B8	LDQA1
A9	GND	B9	GND
A10	LDQA0	B10	LCFM
A11	GND	B11	GND
A12	LCTMN	B12	LCFMN
A13	GND	B13	GND
A14	LCTM	B14	NC
A15	GND	B15	GND
A16	NC	B16	LROW2
A17	GND	B17	GND
A18	LROW1	B18	LROW0
A19	GND	B19	GND
A20	LCOL4	B20	LCOL3
A21	GND	B21	GND
A22	LCOL2	B22	LCOL1
A23	GND	B23	GND
A24	LCOL0	B24	LDQB0
A25	GND	B25	GND
A26	LDQB1	B26	LDQB2
A27	GND	B27	GND
A28	LDQB3	B28	LDQB4
A29	GND	B29	GND
A30	LDQB5	B30	LDQB6
A31	GND	B31	GND
A32	LDQB7	B32	LDQB8
A33	GND	B33	GND
A34	LSCK	B34	LCMD
A35	Vcmos	B35	Vсмоs
A36	SOUT	B36	SIN
A37	Vcmos	B37	Vсмоs
A38	NC	B38	NC
A39	GND	B39	GND
A40	NC	B40	NC
A41	Vdd	B41	Vdd
A42	Vdd	B42	Vdd
A43	NC	B43	NC
A44	NC	B44	NC
A45	NC	B45	NC
A46	NC	B46	NC

Pad	Signal Name	Pad	Signal Name
A47	NC	B47	NC
A48	NC	B48	NC
A49	NC	B49	NC
A50	NC	B50	NC
A51	VREF	B51	Vref
A52	GND	B52	GND
A53	SCL	B53	SA0
A54	Vdd	B54	Vdd
A55	SDA	B55	SA1
A56	SVDD	B56	SVDD
A57	SWP	B57	SA2
A58	Vdd	B58	Vdd
A59	RSCK	B59	RCMD
A60	GND	B60	GND
A61	RDQB7	B61	RDQB8
A62	GND	B62	GND
A63	RDQB5	B63	RDQB6
A64	GND	B64	GND
A65	RDQB3	B65	RDQB4
A66	GND	B66	GND
A67	RDQB1	B67	RDQB2
A68	GND	B68	GND
A69	RCOL0	B69	RDQB0
A70	GND	B70	GND
A71	RCOL2	B71	RCOL1
A72	GND	B72	GND
A73	RCOL4	B73	RCOL3
A74	GND	B74	GND
A75	RROW1	B75	RROW0
A76	GND	B76	GND
A77	NC	B77	RROW2
A78	GND	B78	GND
A79	RCTM	B79	NC
A80	GND	B80	GND
A81	RCTMN	B81	RCFMN
A82	GND	B82	GND
A83	RDQA0	B83	RCFM
A84	GND	B84	GND
A85	RDQA2	B85	RDQA1
A86	GND	B86	GND
A87	RDQA4	B87	RDQA3
A88	GND	B88	GND
A89	RDQA6	B89	RDQA5
A90	GND	B90	GND
A91	RDQA8	B91	RDQA7
A92	GND	B92	GND

Data Sheet E0080N20 (Ver 2.0)

### **Module Connector Pad Description**


(1/2)


Signal	I/O	Туре	Description
GND	Ι	_	Ground reference for RDRAM core and interface. 72 PCB connector pads.
LCFM	Ι	RSL	Clock from master. Interface clock used for receiving RSL signals from the Channel. Positive polarity.
LCFMN	Ι	RSL	Clock from master. Interface clock used for receiving RSL signals from the Channel. Negative polarity.
LCMD	Ι	Vcmos	Serial Command used to read from and write to the control registers. Also used for power management.
LCOL4LCOL0	Ι	RSL	Column bus. 5-bit bus containing control and address information for column accesses.
LCTM	Ι	RSL	Clock to master. Interface clock used for transmitting RSL signals to the Channel. Positive polarity.
LCTMN	Ι	RSL	Clock to master. Interface clock used for transmitting RSL signals to the Channel. Negative polarity.
LDQA8LDQA0	I/O	RSL	Data bus A. A 9-bit bus carrying a byte of read or write data between the Channel and the RDRAM. LDQA8 is non-functional on modules with x16 RDRAM devices.
LDQB8LDQB0	I/O	RSL	Data bus B. A 9-bit bus carrying a byte of read or write data between the Channel and the RDRAM. LDQB8 is non-functional on modules with x16 RDRAM devices.
LROW2LROW0	Ι	RSL	Row bus. 3-bit bus containing control and address information for row accesses.
LSCK	I	Vcmos	Serial clock input. Clock source used to read from and write to the RDRAM control registers.
NC	-	_	These pads are not connected. These 24 connector pads are reserved for future use.
RCFM	Ι	RSL	Clock from master. Interface clock used for receiving RSL signals from the Channel. Positive polarity.
RCFMN	Ι	RSL	Clock from master. Interface clock used for receiving RSL signals from the Channel. Negative polarity.
RCMD	Ι	Vcmos	Serial Command Input used to read from and write to the control registers. Also used for power management.
RCOL4RCOL0	Ι	RSL	Column bus. 5-bit bus containing control and address information for column accesses.
RCTM	Ι	RSL	Clock to master. Interface clock used for transmitting RSL signals to the Channel. Positive polarity.
RCTMN	I	RSL	Clock to master. Interface clock used for transmitting RSL signals to the Channel. Negative polarity.
RDQA8RDQA0	I/O	RSL	Data bus A. A 9-bit bus carrying a byte of read or write data between the Channel and the RDRAM. RDQA8 is non-functional on modules with x16 RDRAM devices.
RDQB8RDQB0	I/O	RSL	Data bus B. A 9-bit bus carrying a byte of read or write data between the Channel and the RDRAM. RDQB8 is non-functional on modules with x16 RDRAM devices.
RROW2RROW0	Ι	RSL	Row bus. 3-bit bus containing control and address information for row accesses.

_			(2/2)
Signal	I/O	Туре	Description
RSCK	I	Vcmos	Serial clock input. Clock source used to read from and write to the RDRAM control registers.
SA0	I	SVDD	Serial Presence Detect Address 0.
SA1	I	SVDD	Serial Presence Detect Address 1.
SA2	I	SVDD	Serial Presence Detect Address 2.
SCL	I	SVDD	Serial Presence Detect Clock.
SDA	I/O	SVDD	Serial Presence Detect Data (Open Collector I/O).
SIN	I/O	Vcmos	Serial I/O for reading from and writing to the control registers. Attaches to SIO0 of the first RDRAM on the module.
SOUT	I/O	Vcmos	Serial I/O for reading from and writing to the control registers. Attaches to SIO1 of the last RDRAM on the module.
SVDD	_	_	SPD Voltage. Used for signals SCL, SDA, SWP, SA0, SA1 and SA2.
SWP	I	SVDD	Serial Presence Detect Write Protect (active high). When low, the SPD can be written as well as read.
Vсмоs	_	_	CMOS I/O Voltage. Used for signals CMD, SCK, SIN, SOUT.
Vdd	_	_	Supply voltage for the RDRAM core and interface logic.
Vref	_		Logic threshold reference voltage for RSL signals.

Data Sheet E0080N20 (Ver 2.0)

#### **Block Diagram**





Remarks 1. Rambus Channel signals form a loop through the RIMM module, with the exception of the SIO chain.2. See Serial Presence Detection Specification for information on the SPD device and its contents.

## **Electrical Specification**

#### **Absolute Maximum Ratings**

Symbol	Parameter	MIN.	MAX.	Unit
VI,ABS	Voltage applied to any RSL or CMOS signal pad with respect to GND	-0.3	VDD + 0.3	V
VDD,ABS	Voltage on VDD with respect to GND	-0.5	Vdd + 1.0	V
TSTORE	Storage temperature	-50	+100	°C

Caution Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Symbol	Parameter and conditions	Parameter and conditions		MAX.	Unit
Vdd	Supply voltage		2.50 – 0.13	2.50 + 0.13	V
Vcmos	CMOS I/O power supply at pad 2.5V controllers		2.5 – 0.13	2.5 + 0.25	V
		1.8V controllers	1.8 – 0.1	1.8 + 0.2	
Vref	Reference voltage		1.4 – 0.2	1.4 + 0.2	V
VIL	RSL input low voltage		Vref - 0.5	Vref - 0.2	V
Vih	RSL input high voltage		V <sub>REF</sub> + 0.2	V <sub>REF</sub> + 0.5	V
Vil,cmos	CMOS input low voltage		-0.3	0.5Vсмоs – 0.25	V
Vih,cmos	CMOS input high voltage		0.5Vсмоs+0.25	Vсмоs + 0.3	V
Vol,cmos	CMOS output low voltage, IoL,CMOS = 1 mA		—	0.3	V
Voh,cmos	CMOS output high voltage, Іон,смоз = -0.25 mA		Vсмоs – 0.3	—	V
IREF	VREF current, VREF,MAX		-20.0	+20.0	μA
Isck,cmd	CMOS input leakage current, (0 ≤ Vcмos ≤ Vdd)		-20.0	+20.0	μA
Isin,sout	CMOS input leakage current, ( $0 \le V_{CMOS} \le V_{DD}$ )		-10.0	+10.0	μA

#### **DC Recommended Electrical Conditions**

#### **AC Electrical Specifications**

Symbol	Parameter and Conditions		MIN.	TYP.	MAX.	Unit
Z	Module Impedance of RSL signals		25.2	28.0	30.8	Ω
	Module Impedance of SCK and CMD signals		23.8	28.0	32.2	
Tpd	Average clock delay from finger to finger of all RSL clock nets (CTM, CTMN,CFM, and CFMN)				1.28	ns
$\Delta T_{PD}$	Propagation delay variation of RSL signals with respect to TPD Note1,2		-21		+21	ps
$\Delta T$ PD-CMOS	Propagation delay variation of SCK signal with respect to an average delay <sup>Note1</sup>	clock	-250		+250	ps
$\Delta T$ PD- SCK,CMD	Propagation delay variation of CMD signal with respect to SCK signal		-200		+200	ps
Vα/VIN	Attenuation Limit	-845			12.0	%
		-745			12.0	
		-653			10.5	
Vxf/Vin	Forward crosstalk coefficient	-845			2.0	%
	(300ps input rise time 20% - 80%)	-745			2.0	
		-653			2.0	
Vxb/Vin	Backward crosstalk coefficient	-845			1.5	%
	(300ps input rise time 20% - 80%)	-745			1.5	
		-653			1.5	
Rdc	DC Resistance Limit	-845			0.6	Ω
		-745			0.6	
		-653			0.6	

**Notes 1.** TPD or Average clock delay is defined as the average delay from finger to finger of all RSL clock nets (CTM, CTMN, CFM, and CFMN).

 If the RIMM module meets the following specification, then it is compliant to the specification. If the RIMM module does not meet these specifications, then the specification can be adjusted by the "Adjusted ΔTPD Specification" table.

#### Adjusted $\Delta T_{PD}$ Specification

Symbol	Parameter and conditions	Adjusted MIN./MAX.	Abso	olute	Unit
			MIN.	MAX.	
$\Delta T_PD$	Propagation delay variation of RSL signals with respect to $T_{PD}$	+/- [17+(18*N*∆Z0)] <sup>Note</sup>	-30	+30	ps

**Note** N = Number of RDRAM devices installed on the RIMM module.

 $\Delta$ Z0 = delta Z0% = (MAX. Z0 – MIN. Z0) / (MIN. Z0)

(MAX. Z0 and MIN. Z0 are obtained from the loaded (high impedance) impedance coupons of all RSL layers on the module.)

ldd	RIMM module power conditions Note1		MAX.	Unit
	One RDRAM in Read <sup>Note2</sup> , balance in NAP mode	-845	634.2	mA
		-745	584.2	
		-653	524.2	
IDD2	One RDRAM in Read <sup>Note2</sup> , balance in Standby mode	-845	720	mA
		-745	660	
		-653	590	
IDD3	One RDRAM in Read <sup>Note2</sup> , balance in Active mode	-845	765	mA
		-745	705	
		-653	635	
DD4	One RDRAM in Write, balance in NAP mode	-845	724.2	mA
		-745	674.2	
		-653	624.2	
DD5	One RDRAM in Write, balance in Standby mode	-845	810	mA
		-745	750	
		-653	690	
	One RDRAM in Write, balance in Active mode	-845	855	mA
		-745	795	
		-653	735	


#### **RIMM Module Current Profile**

**Notes 1.** Actual power will depend on individual RDRAM component specifications, memory controller and usage patterns. Power does not include Refresh Current.

2. I/O current is a function of the % of 1's, to add I/O power for 50 % 1's for a x16 need to add 257 mA or 290 mA for x18 ECC module for the following : VDD = 2.5 V, VTERM = 1.8 V, VREF = 1.4 V and VDIL = VREF - 0.5 V.

**Package Drawings** 

# 184 EDGE CONNECTOR PADS RIMM (SOCKET TYPE) (1/2)



ECA-TS2-0023-02

17.78

R 2.00

¢2.44

2.99

0.30

4.00±0.10

3.00±0.10

1.27±0.10

0.80±0.05

2.00±0.10

0

Ρ

Q

R

S

т


w

х

Y

z

# 184 EDGE CONNECTOR PADS RIMM (SOCKET TYPE) (2/2)



ITEM	DESCRIPTION	MIN.	TYP.	MAX.	UNIT
А	PCB length	133.22	133.35	133.48	mm
В	PCB height	34.795	34.925	35.055	mm
С	Center-center pad width from pad A1 to A46,	44.95	45.00	45.05	mm
	A47 to A92, B1 to B46 or B47 to B92				
D	Spacing from PCB left edge to connector key notch	-	55.175	-	mm
E	Spacing from contact pad PCB edge	-	17.78	-	mm
	to side edge retainer notch				
F	PCB thickness	1.17	1.27	1.37	mm
G	Heat spreader thickness from PCB surface (one side) to	-	-	3.09	mm
	heat spreader top surface				
Н	RIMM thickness	-	-	4.46	mm

ECA-TS2-0023-02

## CAUTION FOR HANDLING MEMORY MODULES

When handling or inserting memory modules, be sure not to touch any components on the modules, such as the memory ICs, chip capacitors and chip resistors. It is necessary to avoid undue mechanical stress on these components to prevent damaging them.

In particular, do not push module cover or drop the modules in order to protect from mechanical defects, which would be electrical defects.

When re-packing memory modules, be sure the modules are not touching each other. Modules in contact with other modules may cause excessive mechanical stress, which may damage the modules.

MDE0202

#### NOTES FOR CMOS DEVICES

#### **1** PRECAUTION AGAINST ESD FOR MOS DEVICES

Exposing the MOS devices to a strong electric field can cause destruction of the gate oxide and ultimately degrade the MOS devices operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it, when once it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. MOS devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. MOS devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor MOS devices on it.

#### **②** HANDLING OF UNUSED INPUT PINS FOR CMOS DEVICES

No connection for CMOS devices input pins can be a cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. The unused pins must be handled in accordance with the related specifications.

#### **③** STATUS BEFORE INITIALIZATION OF MOS DEVICES

Power-on does not necessarily define initial status of MOS devices. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the MOS devices with reset function have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. MOS devices are not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for MOS devices having reset function.

CME0107

Rambus, RDRAM and the Rambus logo are registered trademarks of Rambus Inc.

RIMM, SO-RIMM, RaSer and QRSL are trademarks of Rambus Inc.

#### µBGA is a registered trademark of Tessera, Inc

The information in this document is subject to change without notice. Before using this document, confirm that this is the latest version.

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of Elpida Memory, Inc.

Elpida Memory, Inc. does not assume any liability for infringement of any intellectual property rights (including but not limited to patents, copyrights, and circuit layout licenses) of Elpida Memory, Inc. or third parties by or arising from the use of the products or information listed in this document. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of Elpida Memory, Inc. or others.

Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of the customer's equipment shall be done under the full responsibility of the customer. Elpida Memory, Inc. assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.

#### [Product applications]

Elpida Memory, Inc. makes every attempt to ensure that its products are of high quality and reliability. However, users are instructed to contact Elpida Memory's sales office before using the product in aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment, medical equipment for life support, or other such application in which especially high quality and reliability is demanded or where its failure or malfunction may directly threaten human life or cause risk of bodily injury.

#### [Product usage]

Design your application so that the product is used within the ranges and conditions guaranteed by Elpida Memory, Inc., including the maximum ratings, operating supply voltage range, heat radiation characteristics, installation conditions and other related characteristics. Elpida Memory, Inc. bears no responsibility for failure or damage when the product is used beyond the guaranteed ranges and conditions. Even within the guaranteed ranges and conditions, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as fail-safes, so that the equipment incorporating Elpida Memory, Inc. products does not cause bodily injury, fire or other consequential damage due to the operation of the Elpida Memory, Inc. product.

#### [Usage environment]

This product is not designed to be resistant to electromagnetic waves or radiation. This product must be used in a non-condensing environment.

If you export the products or technology described in this document that are controlled by the Foreign Exchange and Foreign Trade Law of Japan, you must follow the necessary procedures in accordance with the relevant laws and regulations of Japan. Also, if you export products/technology controlled by U.S. export control regulations, or another country's export control laws or regulations, you must follow the necessary procedures in accordance with such laws or regulations.

If these products/technology are sold, leased, or transferred to a third party, or a third party is granted license to use these products, that third party must be made aware that they are responsible for compliance with the relevant laws and regulations.

M01E0107