



SBAS317B - APRIL 2004 - REVISED JANUARY 2005

# Precision, Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) with 8051 Microcontroller and Flash Memory

# FEATURES

#### ANALOG FEATURES

- MSC1201:
  - 24 Bits No Missing Codes
  - 22 Bits Effective Resolution At 10Hz
  - Low Noise: 75nV
- MSC1202:
  - 16 Bits No Missing Codes
  - 16 Bits Effective Resolution At 200Hz
  - Noise: 600nV
- PGA From 1 to 128
- **Precision On-Chip Voltage Reference**
- 6 Differential/Single-Ended Channels
- On-Chip Offset/Gain Calibration
- Offset Drift: 0.02ppm/°C
- Gain Drift: 0.5ppm/°C
- **On-Chip Temperature Sensor**
- Selectable Buffer Input
- **Burnout Detect**
- 8-Bit Current DAC

#### **DIGITAL FEATURES**

**Microcontroller Core** 

- 8051-Compatible
- **High-Speed Core:** 
  - 4 Clocks per Instruction Cycle
- DC to 33MHz
- On-Chip Oscillator
- PLL with 32kHz Capability
- Single Instruction 121ns
- Dual Data Pointer

#### Memory

- 4kB or 8kB of Flash Memory
- Flash Memory Partitioning
- Endurance 1M Erase/Write Cycles, **100-Year Data Retention**
- 256 Bytes Data SRAM
- In-System Serially Programmable
- Flash Memory Security
- 1kB Boot ROM

#### **Peripheral Features**

- 16 Digital I/O Pins
- Additional 32-Bit Accumulator
- **Two 16-Bit Timer/Counters**
- System Timers
- **Programmable Watchdog Timer**
- **Full-Duplex USART**
- Basic SPI™
- Basic I<sup>2</sup>C<sup>™</sup>
- **Power Management Control**
- **Internal Clock Divider**
- Idle Mode Current < 200µA
- Stop Mode Current < 100nA
- **Digital Brownout Reset**
- Analog Low-Voltage Detect
- 20 Interrupt Sources

#### GENERAL FEATURES

- Each Device Has Unique Serial Number
- Package: QFN-36
- Low Power: 3mW at 3.0V, 1MHz
- **Industrial Temperature Range:** -40°C to +125°C
- Power Supply: 2.7V to 5.25V

# APPLICATIONS

- Industrial Process Control
- Instrumentation
- Liquid/Gas Chromatography
- **Blood Analysis**
- Smart Transmitters
- **Portable Instruments**
- Weigh Scales
- **Pressure Transducers**
- **Intelligent Sensors**
- **Portable Applications**
- **DAS Systems**

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments AA . semiconductor products and disclaimers thereto appears at the end of this data sheet.

SPI is a trademark of Motorola. I<sup>2</sup>C is a trademark of Philips Corporation. All other trademarks are the property of their respective owners.





#### PACKAGE/ORDERING INFORMATION<sup>(1)</sup>

PRODUCT	FLASH MEMORY (BYTES)	ADC RESOUTION (BITS)	PACKAGE-LEAD	PACKAGE DESIGNATOR	SPECIFIED TEMPERATURE RANGE	PACKAGE MARKING
MSC1201Y2	4k	24	QFN-36	RHH	-40°C to +125°C	MSC1201Y2
MSC1201Y3	8k	24k	QFN-36	RHH	-40°C to +125°C	MSC1201Y3
MSC1202Y2	4k	16	QFN-36	RHH	-40°C to +125°C	MSC1202Y2
MSC1202Y3	8k	16	QFN-36	RHH	-40°C to +125°C	MSC1202Y3

(1) For the most current package and ordering information, see the Package Option Addendum located at the end of this datasheet, or refer to our web site at www.ti.com.

#### MSC1201Yx/MSC1202Yx FAMILY FEATURES

FEATURES <sup>(1)</sup>	MSC120xY2(2)	MSC120xY3 <sup>(2)</sup>
Flash Program Memory (Bytes)	Up to 4k	Up to 8k
Flash Data Memory (Bytes)	Up to 2k	Up to 4k
Internal Scratchpad RAM (Bytes)	256	256

(1) All peripheral features are the same on all devices; the flash memory size is the only difference.

(2) The last digit of the part number (*N*) represents the onboard flash size = (2<sup>M</sup>)kBytes.

### ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could

cause the device not to meet its published specifications.

			MSC1201Yx, MSC1202Yx	UNITS
Analog Inputs				
	Momentary		100	mA
Input current	Continuous		10	mA
Input voltage			AGND – 0.3 to AV <sub>DD</sub> + 0.3	V
Power Supply				
DV <sub>DD</sub> to DGND			-0.3 to +6	V
AV <sub>DD</sub> to AGND			-0.3 to +6	V
AGND to DGND			-0.3 to +0.3	V
VREF to AGND			–0.3 to AV <sub>DD</sub> + 0.3	V
Digital input voltage to DGN	D		–0.3 to DV <sub>DD</sub> + 0.3	V
Digital output voltage to DG	ND		–0.3 to DV <sub>DD</sub> + 0.3	V
Maximum junction temperat	ure		+150	°C
Operating temperature rang	le		-40 to +125	°C
Storage temperature range			-65 to +150	°C
Lead temperature (soldering	g, 10s)		+235	°C
Package power dissipation			(T <sub>J</sub> Max – T <sub>AMBIENT</sub> )/ <sub>0</sub> JA	W
Output current, all pins			200	mA
Output pin short-circuit			10	S
		High K (2s 2p)	21.9	°C/W
Thermal Resistance	Junction to ambient ( $\theta_{JA}$ )	Low K (1s)	103.7	°C/W
	Junction to case ( $\theta_{JC}$ )		21.9	°C/W
Digital Outputs				
Output current	Continuous		100	mA
I/O source/sink current			100	mA
Power pin maximum			300	mA

(1) Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability.

**ELECTRICAL CHARACTERISTICS:**  $AV_{DD} = 5V$ All specifications from T<sub>MIN</sub> to T<sub>MAX</sub>,  $DV_{DD} = +2.7V$  to +5.25V,  $f_{MOD} = 15.625kHz$ , PGA = 1, Buffer ON,  $f_{DATA} = 10Hz$ , Bipolar, and  $V_{REF} = (REF IN+) - (REF IN-) = +2.5V$ , unless otherwise noted.

			MSC	C1201Yx, MSC120	2Yx	
PARAMETER		CONDITION	MIN	ТҮР	MAX	UNITS
Analog Input	(AIN0-AIN5, AINCOM)			•		-
		Buffer OFF	AGND – 0.1		AV <sub>DD</sub> + 0.1	V
Analog Input R	lange	Buffer ON	AGND + 50mV		AV <sub>DD</sub> – 1.5	V
Full-Scale Inpu	ut Voltage Range	(ln+) – (ln–)			±V <sub>REF</sub> /PGA	V
Differential Inp	ut Impedance	Buffer OFF		7/PGA <sup>(1)</sup>		MΩ
Input Current		Buffer ON		0.5		nA
	Fast Settling Filter	–3dB		0.469 • f <sub>DATA</sub>		
Bandwidth	Sinc <sup>2</sup> Filter	–3dB		0.318 • f <sub>DATA</sub>		
	Sinc <sup>3</sup> Filter	–3dB		0.262 • f <sub>DATA</sub>		
Programmable	Gain Amplifier	User-Selectable Gain Range	1		128	
Input Capacita	nce	Buffer ON		7		pF
Input Leakage	Current	Multiplexer Channel OFF, T = +25°C		0.5		pА
Burnout Currer	nt Sources	Buffer ON		±2		μA
ADC Offset D	AC		·	•		
Offset DAC Ra	ange			±V <sub>REF</sub> /(2 • PGA)		V
Offset DAC Re	esolution		8			Bits
Offset DAC Fu	III-Scale Gain Error			±1.0		% of Range
Offset DAC Fu	III-Scale Gain Error Drift			0.6		ppm/°C
System Perfo	rmance	-		•		•
Deschution		MSC1201	24			Bits
Resolution		MSC1202	16			Bits
ENOR		MSC1201		22		Bits
ENOB		MSC1202		16		Bits
Output Noise			See	Typical Characteri	stics	
No Mineiro Os		MSC1201, Sinc <sup>3</sup> Filter, Decimation > 360	24			Bits
No Missing Co	odes	MSC1202, Sinc <sup>3</sup> Filter	16			Bits
Integral Nonlin	earity	End Point Fit, Differential Input		±0.0004	±0.0015	% of FSR
Offset Error		After Calibration		1.5		ppm of FS
Offset Drift(2)		Before Calibration		0.02		ppm of FS/°C
Gain Error(3)		After Calibration		0.005		%
Gain Error Drif	it(2)	Before Calibration		0.5		ppm/°C
System Gain C	Calibration Range		80		120	% of FS
System Offset	Calibration Range		-50		50	% of FS
		At DC		120		dB
Commer M.	- Dejection	$f_{CM} = 60Hz$ , $f_{DATA} = 10Hz$		130		dB
Common-Mode	e rejection	$f_{CM} = 50Hz$ , $f_{DATA} = 50Hz$		120		dB
		$f_{CM} = 60Hz$ , $f_{DATA} = 60Hz$		120		dB
N	Delestion	$f_{CM} = 50Hz$ , $f_{DATA} = 50Hz$		100		dB
Normal-Mode	Rejection	$f_{CM} = 60Hz$ , $f_{DATA} = 60Hz$		100		dB
Power-Supply	Rejection	At DC, dB = $-20\log(\Delta V_{OUT}/\Delta V_{DD})^{(4)}$		100		dB

(1) The input impedance for PGA = 128 is the same as that for PGA = 64 (that is,  $7M\Omega/64$ ).

(2) Calibration can minimize these errors. (3) The gain calibration cannot have a REF IN+ of more than  $AV_{DD}$  –1.5V with Buffer ON. To calibrate gain, turn Buffer OFF.

(4)  $\Delta V_{OUT}$  is change in digital result.



**ELECTRICAL CHARACTERISTICS:**  $AV_{DD} = 5V$  (continued) All specifications from T<sub>MIN</sub> to T<sub>MAX</sub>,  $DV_{DD} = +2.7V$  to +5.25V,  $f_{MOD} = 15.625kHz$ , PGA = 1, Buffer ON,  $f_{DATA} = 10Hz$ , Bipolar, and  $V_{REF} = (REF IN+) - (REF IN-) = +2.5V$ , unless otherwise noted.

			MS	MSC1201Yx, MSC1202Yx		
PARAMETER		CONDITION	MIN	ТҮР	MAX	UNITS
Voltage Reference In	nput		•			
Reference Input Rang	ge	REF IN+, REF IN-	AGND		AV <sub>DD</sub> (3)	V
ADC V <sub>REF</sub>		V <sub>REF</sub> ≡ (REFIN+) – (REFIN–)	0.1	2.5	AVDD	V
VREF Common-Mode	e Rejection	At DC		115		dB
Input Current		V <sub>REF</sub> = 2.5V, PGA = 1		1		μA
On-Chip Voltage Ref	ference			•		
Output \ / = k = ==		VREFH = 1 at +25°C		2.5		V
Output Voltage		VREFH = 0		1.25		V
Short-Circuit Current	Source			8		mA
Short-Circuit Current	Sink			50		mA
Short-Circuit Duration	1	Sink or Source		Indefinite		
Startup Time from Po	wer ON	$C_{REFOUT} = 0.1 \mu F$		8		ms
Temperature Sensor	r			•		
Temperature Sensor	Voltage	T = +25°C		115		mV
Temperature Sensor	Coefficient			345		μV/°C
IDAC Output Charac	cteristics					
IDAC Resolution				8		Bits
Full-Scale Output Cur	rrent			1		mA
Maximum Short-Circuit	t Current Duration			Indefinite		
Compliance Voltage				AV <sub>DD</sub> – 1.5		V
Analog Power-Supp	ly Requirements					
Analog Power-Supply	v Voltage	AV <sub>DD</sub>	4.75	5.0	5.25	V
Ana	log Current	BOR OFF, External Clock Mode, Analog OFF, ALVD OFF, PDADC = PDIDAC = 1		< 1		nA
		PGA = 1, Buffer OFF		170		μΑ
ADO	C Current	PGA = 128, Buffer OFF		430		μΑ
Analog Power-Supply	DC)	PGA = 1, Buffer ON		230		μA
Current		PGA = 128, Buffer ON		770		μΑ
V <sub>RE</sub> (I <sub>VR</sub>	EF Supply Current	ADC ON		360		μΑ
	C Supply Current	IDAC = 00h		230		μA

(1) The input impedance for PGA = 128 is the same as that for PGA = 64 (that is,  $7M\Omega/64$ ).

(2) Calibration can minimize these errors.

(3) The gain calibration cannot have a REF IN+ of more than  $AV_{DD}$  –1.5V with Buffer ON. To calibrate gain, turn Buffer OFF. (4)  $\Delta V_{OUT}$  is change in digital result.

**ELECTRICAL CHARACTERISTICS:**  $AV_{DD} = 3V$ All specifications from T<sub>MIN</sub> to T<sub>MAX</sub>,  $DV_{DD} = +2.7V$  to +5.25V, f<sub>MOD</sub> = 15.625kHz, PGA = 1, Buffer ON, f<sub>DATA</sub> = 10Hz, Bipolar, and  $V_{REF} = (REF IN+) - (REF IN-) = +1.25V$ , unless otherwise noted.

			MSC			
PARAMETER		CONDITIONS	MIN	TYP	MAX	UNITS
Analog Input (	(AIN0-AIN5, AINCOM)					
		Buffer OFF	AGND – 0.1		AV <sub>DD</sub> + 0.1	V
Analog Input R	ange	Buffer ON	AGND + 50mV		AV <sub>DD</sub> – 1.5	V
Full-Scale Inpu	t Voltage Range	(ln+) – (ln–)			±V <sub>REF</sub> /PGA	V
Differential Inpu	ut Impedance	Buffer OFF		7/PGA(1)		MΩ
Input Current		Buffer ON		0.5		nA
	Fast Settling Filter	–3dB		0.469 • f <sub>DATA</sub>		
Bandwidth	Sinc <sup>2</sup> Filter	–3dB		0.318 • f <sub>DATA</sub>		
	Sinc <sup>3</sup> Filter	–3dB		0.262 • f <sub>DATA</sub>		
Programmable	Gain Amplifier	User-Selectable Gain Range	1		128	
Input Capacitar	nce	Buffer ON		7		pF
Input Leakage	Current	Multiplexer Channel Off, T = +25°C		0.5		pА
Burnout Currer	nt Sources	Buffer ON		±2		μΑ
ADC Offset DA	AC	-	•	•		•
Offset DAC Ra	nge			±V <sub>REF</sub> /(2 • PGA)		V
Offset DAC Re	solution		8			Bits
Offset DAC Ful	II-Scale Gain Error			±1.5		% of Range
Offset DAC Ful	II-Scale Gain Error Drift			0.6		ppm/°C
System Perfor	rmance		1	I		1
		MSC1201	24			Bits
Resolution		MSC1202	16			Bits
		MSC1201		22		Bits
ENOB		MSC1202		16		Bits
Output Noise			See	Typical Characteri	stics	
		MSC1201, Sinc <sup>3</sup> Filter, Decimation > 360	24			Bits
No Missing Co	des	MSC1202, Sinc <sup>3</sup> Filter	16			Bits
Integral Nonline	earity	End Point Fit, Differential Input		±0.0004	±0.0015	% of FSR
Offset Error		After Calibration		1.3		ppm of FS
Offset Drift(2)		Before Calibration		0.02		ppm of FS/°C
Gain Error(3)		After Calibration		0.005		%
Gain Error Drift	t(2)	Before Calibration		0.5		ppm/°C
System Gain C	alibration Range		80		120	% of FS
System Offset	Calibration Range		-50		50	% of FS
		At DC		130		dB
_		$f_{CM} = 60Hz, f_{DATA} = 10Hz$		130		dB
Common-Mode	e Rejection	$f_{CM} = 50Hz, f_{DATA} = 50Hz$		120		dB
		$f_{CM} = 60Hz, f_{DATA} = 60Hz$		120		dB
		$f_{SIG} = 50Hz, f_{DATA} = 50Hz$		100		dB
Normal-Mode F	Rejection	$f_{SIG} = 60Hz, f_{DATA} = 60Hz$		100		dB
Power-Supply I	Rejection	At DC, dB = $-20\log(\Delta V_{OUT}/\Delta V_{DD})^{(4)}$		88		dB

(1) The input impedance for PGA = 128 is the same as that for PGA = 64 (that is, 7M $\Omega$ /64). (2) Calibration can minimize these errors. (3) The gain calibration cannot have a REF IN+ of more than AV<sub>DD</sub> –1.5V with Buffer ON. To calibrate gain, turn Buffer OFF. (4)  $\Delta V_{OUT}$  is change in digital result.



**ELECTRICAL CHARACTERISTICS:**  $AV_{DD} = 3V$  (continued) All specifications from T<sub>MIN</sub> to T<sub>MAX</sub>,  $DV_{DD} = +2.7V$  to +5.25V,  $f_{MOD} = 15.625$ kHz, PGA = 1, Buffer ON,  $f_{DATA} = 10$ Hz, Bipolar, and  $V_{REF} = (REF IN+) - (REF IN-) = +1.25V$ , unless otherwise noted.

			MS	SC1201Yx, MSC120	2Yx	
PARAMETER		CONDITIONS	MIN	ТҮР	MAX	UNITS
Voltage Referen	nce Input	·				•
Reference Input	Range	REF IN+, REF IN-	AGND		AV <sub>DD</sub> (3)	V
ADC V <sub>REF</sub>		$V_{REF} \equiv (REFIN+) - (REFIN-)$	0.1	1.25	AVDD	V
VREF Common-	Mode Rejection	At DC		110		dB
Input Current		V <sub>REF</sub> = 1.25V, PGA = 1		0.5		μΑ
On-Chip Voltag	e Reference					
Output Voltage		VREFH = 0 at +25°C		1.25		V
Short-Circuit Cu	rrent Source			8		mA
Short-Circuit Cu	rrent Sink			50		μΑ
Short-Circuit Du	ration	Sink or Source		Indefinite		
Startup Time fro	m Power ON	C <sub>REFOUT</sub>		8		ms
Temperature Se	ensor					
Temperature Se	nsor Voltage	T = +25°C		115		mV
Temperature Se	nsor Coefficient			345		μV/°C
IDAC Output Cl	haracteristics					
IDAC Resolution	1			8		Bits
Full-Scale Outpu	ut Current			1		mA
Maximum Short-0	Circuit Current Duration			Indefinite		
Compliance Volt	age			AV <sub>DD</sub> – 1.5		V
Analog Power-	Supply Requirements					
Analog Power-S	upply Voltage	AV <sub>DD</sub>	2.7		3.6	V
	Analog Current	BOR OFF, External Clock Mode, Analog OFF, ALVD OFF, PDADC = PDIDAC = 1		< 1		nA
		PGA = 1, Buffer OFF		150		μΑ
	ADC Current	PGA = 128, Buffer OFF		380		μΑ
Analog Power-Supply	(I <sub>ADC</sub> )	PGA = 1, Buffer ON		200		μΑ
Current		PGA = 128, Buffer ON		610		μΑ
	V <sub>REF</sub> Supply Current (I <sub>VREF</sub> )	ADC ON		330		μΑ
	I <sub>DAC</sub> Supply Current (I <sub>IDAC</sub> )	IDAC = 00h		220		μΑ

(1) The input impedance for PGA = 128 is the same as that for PGA = 64 (that is, 7M $\Omega$ /64). (2) Calibration can minimize these errors. (3) The gain calibration cannot have a REF IN+ of more than AV<sub>DD</sub> –1.5V with Buffer ON. To calibrate gain, turn Buffer OFF. (4)  $\Delta V_{OUT}$  is change in digital result.

# DIGITAL CHARACTERISTICS: $DV_{DD}$ = 2.7V to 5.25V All specifications from T<sub>MIN</sub> to T<sub>MAX</sub>, unless otherwise specified.

			MSC1	201Yx, MSC1	202Yx	
PARAMETER		CONDITIONS	MIN	ТҮР	MAX	UNITS
Digital Power-Supply Req	uirements	•	1	1	11	
DV <sub>DD</sub>			2.7	3.0	3.6	V
		Normal Mode, f <sub>OSC</sub> = 1MHz		0.6		mA
		Normal Mode, f <sub>OSC</sub> = 8MHz, All Peripherals ON		5		mA
Digital Power-Supply Current	nt	Internal Oscillator LF Mode (12.8MHz nominal)		7.1		mA
		Stop Mode, External Clock OFF		100		nA
DV <sub>DD</sub>			4.75	5.0	5.25	V
		Normal Mode, f <sub>OSC</sub> = 1MHz		1.2		mA
		Normal Mode, f <sub>OSC</sub> = 8MHz, All Peripherals ON		9		mA
Digital Power-Supply Curren	nt	Internal Oscillator LF Mode (12.8MHz nominal)		15		mA
		Internal Oscillator HF Mode (25.6MHz nominal)		29		mA
		Stop Mode, External Clock OFF		100		nA
Digital Input/Output (CMC	DS)	·	•	•	<u> </u>	
	VIH (except XIN pin)		0.6 • DV <sub>DD</sub>		DVDD	V
Logic Level	VIL (except XIN pin)		DGND		0.2 • DV <sub>DD</sub>	V
Ports 1 and 3, Input Leakag	e Current, Input Mode	$V_{IH} = DV_{DD} \text{ or } V_{IH} = 0V$		0		μΑ
I/O Pin Hysteresis				700		mV
		I <sub>OL</sub> = 1mA	DGND		0.4	V
V <sub>OL</sub> , Ports 1 and 3, All Out	put Modes	I <sub>OL</sub> = 30mA, 3V (20mA)		1.5		V
V		I <sub>OH</sub> = 1mA	DV <sub>DD</sub> - 0.4	DV <sub>DD</sub> - 0.1	DVDD	V
V <sub>OH</sub> , Ports 1 and 3, Strong	Drive Output	I <sub>OH</sub> = 30mA, 3V (20mA)		DV <sub>DD</sub> – 1.5		V
Ports 1 and 3, Pull-Up Resi	stors			11		kΩ

# FLASH MEMORY CHARACTERISTICS: $DV_{DD} = 2.7V$ to 5.25V to 5.25V

		MSC1201Yx, MSC1202Yx			
PARAMETER	CONDITIONS	MIN	ТҮР	МАХ	UNITS
Flash Memory Endurance		100,000	1,000,000		cycles
Flash Memory Data Retention		100			Years
Mass and Page Erase Time	Set with FER Value in FTCON, from $T_{MIN}$ to $T_{MAX}$	10			ms
Flash Memory Write Time	Set with FWR Value in FTCON	30		40	μs


## AC ELECTRICAL CHARACTERISTICS<sup>(1)</sup>: $DV_{DD} = 2.7V$ to 5.25V

		MSC1201Yx, MSC1202Yx			
PARAMETER	CONDITION	MIN	TYP	MAX	UNITS
PHASE LOCK LOOP (PLL)					
Input Frequency Range	External Crystal/Clock Frequency (fOSC)		32.768		kHz
PLL LF Mode	PLLDIV = 449 (default)		14.8		MHz
PLL HF Mode	PLLDIV = 899 (must be set by user), $DV_{DD} = 5V$		29.5		MHz
PLL Lock Time	Within 1%			2	ms
INTERNAL OSCILLATOR (IO)	See Typical Characteristics				
IO LF Mode			14.7		MHz
IO HF Mode	DV <sub>DD</sub> = 5V		29.5		MHz
IO Settling Time	Within 1%			1	ms

(1) Parameters are valid over operating temperature range, unless otherwise specified.

#### **EXTERNAL CLOCK DRIVE CLK TIMING: SEE FIGURE 1**


		2.7V t	2.7V to 3.6V		o 5.25V	
SYMBOL	PARAMETER	MIN	MAX	MIN	MAX	UNITS
External Clock Mode						
fosc <sup>(1)</sup> 1/tosc <sup>(1)</sup> fosc <sup>(1)</sup>	External Crystal Frequency (fOSC)	1	20	1	33	MHz
$1/t_{OSC}(1)$	External Clock Frequency (fOSC)	0	20	0	33	MHz
<sup>f</sup> OSC <sup>(1)</sup>	External Ceramic Resonator Frequency (fOSC)	1	12	1	12	MHz
tHIGH	HIGH Time <sup>(2)</sup>	15		10		ns
<sup>t</sup> LOW	LOW Time <sup>(2)</sup>	15	ĺ	10	ĺ	ns
<sup>t</sup> R	Rise Time <sup>(2)</sup>		5		5	ns
tF	Fall Time <sup>(2)</sup>		5		5	ns



#### Figure 1. External Clock Drive CLK

#### SERIAL FLASH PROGRAMMING TIMING: SEE FIGURE 2


SYMBOL	PARAMETER	MIN	MAX	UNITS
t <sub>RW</sub>	RST width	2 tOSC	—	ns
<sup>t</sup> RRD	RST rise to P1.0 internal pull high	—	5	μs
<sup>t</sup> RFD	RST falling to CPU start	—	18	ms
t <sub>RS</sub>	Input signal to RST falling setup time	tosc	—	ns
<sup>t</sup> RH	RST falling to P1.0 hold time	18		ms



#### Figure 2. External Clock Drive CLK



### PIN CONFIGURATION





#### **PIN ASSIGNMENTS**


PIN #	NAME	DESCRIPTION							
1	XIN			cut fundamental frequency crystals and ceramic resonators. instead of a crystal. XIN must not be left floating.					
2	XOUT		The crystal oscillator pin XOUT supports parallel resonant AT cut fundamental frequency crystals and ceramic resonators. KOUT serves as the output of the crystal amplifier.						
3, 26	DGND	Digital Ground							
4	RST	A HIGH on the reset input for	two t <sub>OSC</sub> periods will reset the	e device.					
5	NC	No connection							
6	AV <sub>DD</sub>	Analog Power Supply							
7, 8	AGND	Analog Ground	nalog Ground						
9	AINCOM	Analog Input (can be analog c	ommon for single-ended inputs	s or analog input for differential inputs)					
10	IDAC	IDAC Output							
11	REFOUT/REF IN+	Internal Voltage Reference Ou	tput/Voltage Reference Positiv	re Input					
12	REF IN-	Voltage Reference Negative Ir	nput (tie to AGND for internal v	oltage reference)					
13	AIN5	Analog Input Channel 5							
14	AIN4	Analog Input Channel 4							
15	AIN3	Analog Input Channel 3							
16	AIN2	Analog Input Channel 2	nalog Input Channel 2						
17	AIN1	Analog Input Channel 1	Analog Input Channel 1						
18	AINO	Analog Input Channel 0	Analog Input Channel 0						
19–25, 28	P1.0-P1.7	Port 1 is a bidirectional I/O por The alternate functions for Por		and P1DDRH, SFR AFh, for port pin configuration control).					
		Port	Alternate Name(s)	Alternate Use					
		P1.0	PROG	Serial programming mode					
		P1.1	N/A						
		P1.2	DOUT	Serial data out					
		P1.3	DIN	Serial data in					
		P1.4	INT2/SS	External interrupt 2 / Slave Select					
		P1.5	INT3	External interrupt 3					
		P1.6	INT4	External interrupt 4					
		P1.7	INT5	External interrupt 5					
27	DVDD	Digital Power Supply	1						
29–36	P3.0-P3.7	Port 3 is a bidirectional I/O por The alternate functions for Por		, and P3DDRH, SFR B4h, for port pin configuration control).					
		Port	Alternate Name(s)	Alternate Use					
		P3.0	RxD0	Serial port 0 input					
		P3.1	TxD0	Serial port 0 output					
		P3.2	INTO	External interrupt 0					
		P3.3	INT1	External interrupt 1					
		P3.4	то	Timer 0 external input					
		P3.5	T1	Timer 1 external input					
		P3.6	SCK/SCL/CLKS	SCK / SCL / various clocks (refer to PASEL, SFR F2h)					
		P1.7	N/A						



#### **TYPICAL CHARACTERISTICS: MSC1201 ONLY**

TRUMENTS www.ti.com

 $AV_{DD} = +5V$ ,  $DV_{DD} = +5V$ ,  $f_{OSC} = 8MHz$ , PGA = 1,  $f_{MOD} = 15.625$ kHz, Bipolar, Buffer ON, and  $V_{REF} = (REF IN+) - (REF IN-) = +2.5V$ , unless otherwise specified.






SBAS317B - APRIL 2004 - REVISED JANUARY 2005

#### **TYPICAL CHARACTERISTICS: MSC1201 ONLY (Continued)**

 $AV_{DD} = +5V$ ,  $DV_{DD} = +5V$ ,  $f_{OSC} = 8MHz$ , PGA = 1,  $f_{MOD} = 15.625kHz$ , Bipolar, Buffer ON, and  $V_{REF} = (REF IN+) - (REF IN-) = +2.5V$ , unless otherwise specified.






#### **TYPICAL CHARACTERISTICS: MSC1202 ONLY**

TRUMENTS www.ti.com

AVDD = +5V, DVDD = +5V, fOSC = 8MHz, PGA = 1, fMOD = 15.625kHz, Bipolar, Buffer ON, and VREF = (REF IN+) - (REF IN-) = +2.5V, unless otherwise specified.







SBAS317B - APRIL 2004 - REVISED JANUARY 2005

#### **TYPICAL CHARACTERISTICS: MSC1202 ONLY (Continued)**

 $AV_{DD} = +5V$ ,  $DV_{DD} = +5V$ ,  $f_{OSC} = 8MHz$ , PGA = 1,  $f_{MOD} = 15.625kHz$ , Bipolar, Buffer ON, and  $V_{REF} = (REF IN+) - (REF IN-) = +2.5V$ , unless otherwise specified.




EFFECTIVE NUMBER OF BITS vs f<sub>MOD</sub> (set with ACLK) WITH FIXED DECIMATION







#### TYPICAL CHARACTERISTICS: MSC1201 AND MSC1202


AVDD = +5V, DVDD = +5V, fOSC = 8MHz, PGA = 1, fMOD = 15.625kHz, Bipolar, Buffer ON, and VREF = (REF IN+) - (REF IN-) = +2.5V, unless otherwise specified.









ADC INTEGRAL NONLINEARITY ERROR






ADC POWER-SUPPLY CURRENT






#### TYPICAL CHARACTERISTICS: MSC1201 AND MSC1202 (Continued)

 $AV_{DD} = +5V$ ,  $DV_{DD} = +5V$ ,  $f_{OSC} = 8MHz$ , PGA = 1,  $f_{MOD} = 15.625kHz$ , Bipolar, Buffer ON, and  $V_{REF} = (REF IN+) - (REF IN-) = +2.5V$ , unless otherwise specified.




#### TYPICAL CHARACTERISTICS: MSC1201 AND MSC1202 (Continued)

 $AV_{DD} = +5V$ ,  $DV_{DD} = +5V$ ,  $f_{OSC} = 8MHz$ , PGA = 1,  $f_{MOD} = 15.625kHz$ , Bipolar, Buffer ON, and  $V_{REF} = (REF IN+) - (REF IN-) = +2.5V$ , unless otherwise specified.





TRUMENTS www.ti.com




INTERNAL OSCILLATOR LOW-FREQUENCY MODE vs TEMPERATURE 16.0 5.25V 15.5 4.75V 15.0 IO Frequency (MHz) 14.5 14.0 13.5 3.3V 13.0 2.7V 12.5 12.0 -60 -40 -20 0 20 40 60 80 100 120 140 Temperature (° C)

INTERNAL OSCILLATOR HIGH-FREQUENCY MODE vs TEMPERATURE









## DESCRIPTION

The MSC1201Yx/MSC1202Yx are completely integrated families of mixed-signal devices incorporating a high-resolution, delta-sigma ADC, 8-bit IDAC, 8-channel multiplexer, burnout detect current sources, selectable buffered input, offset DAC, programmable gain amplifier (PGA), temperature sensor, voltage reference, 8-bit microcontroller, Flash Program Memory, Flash Data Memory, and Data SRAM, as shown in Figure 3.

On-chip peripherals include an additional 32-bit accumulator, basic SPI, basic I<sup>2</sup>C, USART, multiple digital input/output ports, watchdog timer, low-voltage detect, on-chip power-on reset, brownout reset, timer/counters, system clock divider, PLL, on-chip oscillator, and external interrupts.

The devices accept low-level differential or single-ended signals directly from a transducer. The ADC provides 24 bits (MSC1201) or 16 bits (MSC1202) of resolution and 24 bits (MSC1201) or 16 bits (MSC1202) of no-missing-code performance using a Sinc<sup>3</sup> filter with a programmable sample rate. The ADC also has a selectable filter that allows for high-resolution single-cycle conversion.

The microcontroller core is 8051 instruction set compatible. The microcontroller core is an optimized 8051 core that executes up to three times faster than the standard 8051 core, given the same clock source. This makes it possible to run the device at a lower external clock frequency and achieve the same performance at lower power than the standard 8051 core.

The MSC1201Yx/MSC1202Yx allow the user to uniquely configure the Flash Memory map to meet the needs of their application. The Flash is programmable down to +2.7V using serial programming. Flash endurance is typically 1M Erase/Write cycles.

The parts have separate analog and digital supplies, which can be independently powered from +2.7V to +5.25V. At +3V operation, the power dissipation for the part is typically less than 3mW. The MSC1201Yx/MSC1202Yx are both packaged in a QFN-36 package.

The MSC1201Yx/MSC1202Yx are designed for high-resolution measurement applications in smart transmitters, industrial process control, weigh scales, chromatography, and portable instrumentation.




Figure 3. Block Diagram



SBAS317B - APRIL 2004 - REVISED JANUARY 2005

#### **ENHANCED 8051 CORE**

All instructions in the MSC1201/02 families perform exactly the same functions as they would in a standard 8051. The effects on bits, flags, and registers are the same; however, the timing is different. The MSC1201/02 families use an efficient 8051 core that results in an improved instruction execution speed of between 1.5 and 3 times faster than the original core for the same external clock speed (4 clock cycles per instruction versus 12 clock cycles per instruction, as shown in Figure 4). This translates into an effective throughput improvement of more than 2.5 times, using the same code and same external clock speed. Therefore, a device frequency of 33MHz for the MSC1201Yx/MSC1202Yx actually performs at an equivalent execution speed of 82.5MHz compared to the standard 8051 core. This allows the user to run the device at slower clock speeds, which reduces system noise and power consumption, but provides greater throughput. This performance difference can be seen in Figure 5. The timing of software loops will be faster with the MSC1201/02. However, the timer/counter operation of the MSC1201/02 may be maintained at 12 clocks per increment or optionally run at 4 clocks per increment.

The MSC1201Yx/MSC1202Yx also provide dual data pointers (DPTRs).




Figure 5. Comparison of MSC1201/02 Timing to Standard 8051 Timing





Figure 4. Instruction Timing Cycle





Furthermore, improvements were made to peripheral features that off-load processing from the core, and the user, to further improve efficiency. For instance, 32-bit accumulation can be done through the summation register to significantly reduce the processing overhead for the multiple byte data from the ADC or other sources. This allows for 32-bit addition, subtraction and shifting to be accomplished in a few instruction cycles, compared to hundreds of instruction cycles through software implementation.

#### Family Device Compatibility

The hardware functionality and pin configuration across the MSC1201/02 families are fully compatible. To the user, the only differences between family members are the memory configuration. This makes migration between family members simple. Code written for the MSC1201Y2 or MSC1202Y2 can be executed directly on an MSC1201Y3 or MSC1202Y3, respectively. This gives the user the ability to add or subtract software functions and to freely migrate between family members. Thus, the MSC1201/02 can become a standard device used across several application platforms.

#### **Family Development Tools**

The MSC1201Yx/MSC1202Yx are fully compatible with the standard 8051 instruction set. This means that the user can develop software for the MSC1201/02 with their existing 8051 development tools. Additionally, a complete, integrated development environment is provided with each demo board, and third-party developers also provide support.

#### Power-Down Modes

The MSC1201Yx/MSC1202Yx can each power several of the peripherals and put the CPU into IDLE. This is accomplished by shutting off the clocks to those sections, as shown in Figure 6.




Figure 6. MSC1201/02 Timing Chain and Clock Control



# **OVERVIEW**

The MSC1201/02 ADC structure is shown in Figure 7. The figure lists the components that make up the ADC, along with the corresponding special function register (SFR) associated with each component.




Figure 7. MSC1201/02 ADC Structure



#### ADC INPUT MULTIPLEXER

The input multiplexer provides for any combination of differential inputs to be selected as the input channel, as shown in Figure 8. If AINO is selected as the positive differential input channel, any other channel can be selected as the negative differential input channel. With this method, it is possible to have up to six fully differential input channels. It is also possible to switch the polarity of the differential input pair to negate any offset voltages. In addition, current sources are supplied that will source or sink current to detect open or short circuits on the pins.




Figure 8. Input Multiplexer Configuration

#### **TEMPERATURE SENSOR**

On-chip diodes provide temperature sensing capability. When the configuration register for the input mux is set to all 1s, the diodes are connected to the inputs of the ADC. All other channels are open. The internal device power dissipation affects the temperature sensor reading.

#### **BURNOUT DETECT**

When the Burnout Detect (BOD) bit is set in the ADC control configuration register (ADCON0, SFR DCh), two current sources are enabled. The current source on the positive input channel sources approximately  $2\mu$ A of current. The current source on the negative input channel sinks approximately  $2\mu$ A. This allows for the detection of an open circuit (full-scale reading) or short circuit (small differential reading) on the selected input differential pair. The buffer should be on for sensor burnout detection.

#### **ADC INPUT BUFFER**

The analog input impedance is always high, regardless of PGA setting (when the buffer is enabled). With the buffer enabled, the input voltage range is reduced and the analog power-supply current is higher. If the limitation of input voltage range is acceptable, then the buffer is always preferred.

The input impedance of the MSC1201/02 without the buffer is  $7M\Omega/PGA$ . The buffer is controlled by the state of the BUF bit in the ADC control register (ADCON0, SFR DCh).

#### ADC ANALOG INPUT

When the buffer is not selected, the input impedance of the analog input changes with ACLK clock frequency (ACLK, SFR F6h) and gain (PGA). The relationship is:

$$A_{IN} \text{ Impedance } (\Omega) = \left(\frac{1MHz}{ACLK \text{ Frequency}}\right) \cdot \left(\frac{7M\Omega}{PGA}\right)$$

where ACLK frequency  $(f_{ACLK}) = \frac{f_{CLK}}{ACLK + 1}$ 

and 
$$f_{MOD} = \frac{f_{ACLK}}{64}$$
.

NOTE: The input impedance for PGA = 128 is the same as that for PGA = 64 (that is,  $7M\Omega/64$ ).

Figure 9 shows the basic input structure of the MSC1201/02.




Figure 9. Analog Input Structure (without Buffer)

#### ADC PGA

The PGA can be set to gains of 1, 2, 4, 8, 16, 32, 64, or 128. Using the PGA can actually improve the effective resolution of the ADC. For instance, with a PGA of 1 on a  $\pm 2.5V$  full-scale range (FSR), the ADC can resolve to  $1.5\mu$ V. With a PGA of 128 on a  $\pm 19$ mV FSR, the ADC can resolve to 75nV. With a PGA of 1 on a  $\pm 2.5V$  FSR, it would require a 26-bit ADC to resolve 75nV, as shown in Table 1.

	FULL-SCALE	MSC1201 ENOB AT	MSC1202 ENOB UP TO	RM MEASUR RESOL	REMENT
PGA SETTING	RANGE (V)	10HZ (BITS)	200HZ (BITS)	MSC1201 (nV)	MSC1202 (μV)
1	±2.5	21.7	16	1468	76.3
2	±1.25	21.5	15.6	843	38.1
4	±0.625	21.4	15.5	452	19.1
8	±0.313	21.2	15.4	259	9.5
16	±0.156	20.8	15.4	171	4.8
32	±0.078	20.4	15.3	113	2.4
64	±0.039	20	15.2	74.5	12
128	±0.019	19	14.2	74.5	0.6

Table 1. ENOB versus PGA (Bipolar Mode)

#### ADC OFFSET DAC

The analog output from the PGA can be offset by up to half the full-scale input range of the PGA by using the ODAC register (SFR E6h). The ODAC (Offset DAC) register is an 8-bit value; the MSB is the sign and the seven LSBs provide the magnitude of the offset. Since the ODAC introduces an analog (instead of digital) offset to the PGA, using the ODAC does not reduce the range of the ADC.

#### ADC MODULATOR

The modulator is a single-loop 2nd-order system. The modulator runs at a clock speed ( $f_{MOD}$ ) that is derived from CLK using the value in the Analog Clock register (ACLK, SFR F6h). The data output rate is:

Data Rate = 
$$f_{DATA} = \frac{f_{MOD}}{Decimation Ratio}$$
  
where  $f_{MOD} = \frac{f_{CLK}}{(ACLK + 1) \cdot 64} = \frac{f_{ACLK}}{64}$ .

#### ADC CALIBRATION

The offset and gain errors in the MSC1201/02, or the complete system, can be reduced with calibration. Calibration is controlled through the ADCON1 register (SFR DDh), bits CAL2:CAL0. Each calibration process takes seven  $t_{DATA}$  periods (data conversion time) to complete. Therefore, it takes 14  $t_{DATA}$  periods to complete both an offset and gain calibration.

SBAS317B - APRIL 2004 - REVISED JANUARY 2005

For system calibration, the appropriate signal must be applied to the inputs. It then computes an offset that will nullify offset in the system. The system gain calibration requires a positive full-scale differential input signal. It then computes a gain value to nullify gain errors in the system. Each of these calibrations will take seven t<sub>DATA</sub> periods to complete.

Calibration should be performed after power on, a change in temperature, power supply, voltage reference, decimation ratio, buffer, or a change of the PGA.

At the completion of calibration, the ADC Interrupt bit goes high, which indicates the calibration is finished and valid data is available.

#### ADC DIGITAL FILTER

The Digital Filter can use either the Fast Settling, Sinc<sup>2</sup>, or Sinc<sup>3</sup> filter, as shown in Figure 10. In addition, the Auto mode changes the Sinc filter after the input channel or PGA is changed. When switching to a new channel, it will use the Fast Settling filter for the next two conversions, the first of which should be discarded. It will then use the Sinc<sup>2</sup> followed by the Sinc<sup>3</sup> filter to improve noise performance. This combines the low-noise advantage of the Sinc<sup>3</sup> filter with the quick response of the Fast Settling Time filter. The frequency response of each filter is shown in Figure 11.




Figure 10. Filter Step Responses

SBAS317B – APRIL 2004 – REVISED JANUARY 2005




Figure 11. Filter Frequency Responses

#### **VOLTAGE REFERENCE**

The MSC1201/02 can use either an internal or external voltage reference. The voltage reference selection is controlled via ADC Control Register 0 (ADCON0, SFR DCh). The default power-up configuration for the voltage reference is 2.5V internal.

The internal voltage reference can be selected as either 1.25V or 2.5V. The analog power supply (AV<sub>DD</sub>) must be within the specified range for the selected internal voltage reference. The valid ranges are:  $V_{REF} = 2.5$  internal (AV<sub>DD</sub> = 3.3V to 5.25V) and  $V_{REF} = 1.25$  internal (AV<sub>DD</sub> = 2.7V to 5.25V). If the internal  $V_{REF}$  is selected, then AGND must be connected to REFIN–. The REFOUT/REFIN+ pin should also have a 0.1µF capacitor connected to AGND as close as possible to the pin. If the internal  $V_{REF}$  is not used, then  $V_{REF}$  should be disabled in ADCON0.

If the external voltage reference is selected, it can be used as either a single-ended input or differential input, for ratiometric measures. When using an external reference, it is important to note that the input current will increase for  $V_{\text{REF}}$  with higher PGA settings and with a higher modulator frequency. The external voltage reference can be used over the input range specified in the electrical characteristics section.

#### IDAC

The 8-bit IDAC in the MSC1201/02 can be used to provide a current source that can be used for ratiometric measurements. The IDAC operates from its own voltage reference and is not dependent on the ADC voltage reference. The full-scale output current of the IDAC is approximately 1mA. The equation for the IDAC output current is:

$$DAC_{OUT} = IDAC \cdot 3.6 \mu A$$

#### RESET

Taking the RST pin high stops the operation of the device, and taking the RST pin low initiates a reset. The device can also be reset by the Power On Reset circuitry, Digital Brownout Reset, or Software Reset. The timing of the reset operation is shown in the Electrical Characteristic section.

If pin P1.0/PROG is unconnected or tied high, the device will enter User Application mode (UAM) on reset. If P1.0/PROG is tied low during reset, the device will enter Serial Programming mode.

#### **POWER ON RESET**

The on-chip Power On Reset (POR) circuitry releases the device from reset at approximately  $DV_{DD} = 2.0V$ . The POR accommodates power-supply ramp rates as slow as 1V/10ms. To ensure proper operation, the power supply should ramp monotonically. Note that, as the device is released from reset and program execution begins, the



device current consumption may increase, which may result in a power-supply voltage drop. If the power supply ramps at a slower rate, is not monotonic, or a brownout condition occurs (where the supply does not drop below the 2.0V threshold), then improper device operation may occur. The on-chip Brownout Reset may provide benefit in these conditions. A POR circuit is shown in Figure 12.




Figure 12. Typical Reset Circuit

#### DIGITAL BROWNOUT RESET

The Digital Brownout Reset (DBOR) is enabled through Hardware Configuration Register 1 (HCR1). If the conditions for proper POR are not met or the device encounters a brownout condition that does not generate a POR, the DBOR can be used to ensure proper device operation. The DBOR will hold the state of the device when the power supply drops below the threshold level programmed in HCR1, and then generate a reset when the supply rises above the threshold level. Note that, as the device is released from reset and program execution begins, the device current consumption may increase, which can result in a power supply voltage drop, which may initiate another brownout condition. Also, the DBOR comparison is done against an analog reference; therefore, AV nust be within its valid operating range for DBOR to function.

The DBOR level should be chosen to match closely with the application. That is, with a high external clock frequency, the DBOR level should match the minimum operating voltage range for the device or improper operation may still occur.

#### ANALOG LOW-VOLTAGE DETECT

The MSC1201/02 contain an analog low-voltage detect. When the analog supply drops below the value programmed in LVDCON (SFR E7h), an interrupt is generated.

#### CLOCKS

The MSC1201/02 can operate in three separate clock modes: Internal Oscillator mode (IOM), External Clock mode (ECM), and Phase Lock Loop (PLL) mode. A block diagram is shown in Figure 13. The clock mode for the MSC1201/02 is selected via the CLKSEL bits in HCR2. IOM is the default mode for the device.

Serial Flash Programming mode (SFPM) uses IO low-frequency (LF) mode (the HCR2 and CLKSEL bits have no effect). Table 2 shows the active clock mode for the various startup conditions during UAM.

#### Internal Oscillator

In IOM, the CPU executes either in LF mode (if HCR2, CLKSEL = 111) or high-frequency (HF) mode (if HCR2, CLKSEL = 110). In this mode, XIN must be grounded or tied to supply.

#### **External Clock**

In ECM (HCR2, CLKSEL = 011), the CPU can execute from an external crystal, external ceramic resonator, external clock, or external oscillator. If an external clock is detected at startup, then the CPU will begin execution in ECM after startup. If an external clock is not detected at startup, then the device will revert to the mode shown in Table 2.




Figure 13. Clock Block Diagram

SELECTED CLOCK MODE (HCR2,	CLKCON2:0)	STARTUP CONDITION <sup>(1)</sup>	ACTIVE CLOCK MODE (fSYS)
External Clock Mode (ECM)		Active clock present at XIN	External Clock Mode
		No clock present at XIN	IO LF Mode
(2)	IO LF Mode	N/A	IO LF Mode
Internal Oscillator Mode (IOM) <sup>(2)</sup>	IO HF Mode	N/A	IO HF Mode
		Active 32.768kHz clock at XIN	PLL LF Mode
PLL(3)	PLL LF Mode	No clock present at XIN	Nominal 50% of IO LF Mode
PLL(3)		Active 32.768kHz clock at XIN	PLL HF Mode
	PLL HF Mode	No clock present at XIN	Nominal 50% of IO HF Mode

#### Table 2. Active Clock Modes

(1) Clock detection is only done at startup; refer to Electrical Characteristics parameter tRFD in Figure 2.

(2) XIN must not be left floating; it must be tied high or low.

(3) PLL operation requires that both AVDD and DVDD are within their specified ranges.

#### PLL

In PLL mode (HCR2, CLKSEL = 101 or HCR2, CLKSEL = 100), the CPU can execute from an external 32.768kHz crystal. This mode enables the use of a PLL circuit that synthesizes the selected clock frequencies (PLL LF mode or PLL HF mode). If an external clock is detected at startup, then the CPU will begin execution in PLL mode after startup. If an external clock is not detected at startup, then the device will revert to the mode shown in Table 2. The status of the PLL can be determined by first writing the PLLLOCK bit (enable) and then reading the PLLLOCK status bit in the PLLH SFR.

The frequency of the PLL is preloaded with default trimmed values. However, the PLL frequency can be fine-tuned by writing to the PLLDIV1 and PLLDIV0 SFRs. The equation for the PLL frequency is:

PLL Frequency =  $((PLLDIV9:PLLDIV0) + 1) \bullet f_{OSC}$ 

where  $f_{OSC} = 32.768$ kHz.

The default value for PLL LF mode is automatically loaded into the PLLDIV SFR. For PLL HF mode, PLLDIV must be loaded with the appropriate value.

For different connections to external clocks, see Figure 14, Figure 15, and Figure 16.




Figure 14. External Crystal Connection




Figure 15. External Clock Connection




Figure 16. PLL Connection

#### SPI

The MSC1201/02 implement a basic SPI interface that includes the hardware for simple serial data transfers. Figure 17 shows a block diagram of the SPI. The peripheral supports master and slave modes, full duplex data transfers, both clock polarities, both clock phases, bit order, and slave select.

The timing diagram for supported SPI data transfers is shown in Figure 18.

The I/O pins needed for data transfer are Data In (DIN), Data Out (DOUT) and serial clock (SCK). The slave select  $(\overline{SS})$  pin can also be used to control the output of data on DOUT.

The DIN pin is used for shifting data in for both master and slave modes.

The DOUT pin is used for shifting data out for both master and slave modes.

The SCK pin is used to synchronize the transfer of data for both master and slave modes. SCK is always generated by the master. The generation of SCK in master mode can be done either in software by simply toggling the port pin, or by configuring the output on the SCK pin via PASEL (SFR F2h). A list of the most common methods of generating SCK follows, but the complete list of clock sources can be found by referring to the PASEL SFR. SBAS317B - APRIL 2004 - REVISED JANUARY 2005

- Toggle SCK by setting and clearing the port pin.
- Memory Write Pulse (WR) that is idle high. Whenever an external memory write command (MOVX) is executed, a pulse is seen on P3.6. This method can be used only if CPOL is set to '1'.
- Memory Write Pulse toggle version. In this mode, SCK toggles whenever an external write command (MOVX) is executed.
- T0\_Out signal can be used as a clock. A pulse is generated on SCK whenever Timer 0 expires. The idle state of the signal is low, so this can be used only if CPOL is cleared to '0'.
- T0\_Out toggle. SCK toggles whenever Timer 0 expires.
- T1\_Out signal can be used as a clock. A pulse is generated whenever Timer 1 expires. The idle state of the signal is low, so this can be used only if CPOL is cleared to '0'.
- T1\_Out toggle. SCK toggles whenever Timer 1 expires.





Figure 17. SPI/I<sup>2</sup>C Block Diagram

SBAS317B - APRIL 2004 - REVISED JANUARY 2005





The SS pin can be used to control the output of data on DOUT when the MSC1201/02 is in slave mode. The SS function is enabled or disabled by the ESS bit of the SPICON SFR. When enabled, the SS input of a slave device must be externally asserted before a master device can exchange data with the slave device. SS must be low before data transactions and must stay low for the duration of the transaction. When SS is high, data will not be shifted into the shift register nor will the counter increment. When SPI is enabled, SS also controls the drive of the line DOUT (P1.2). When SS is low in slave mode, the DOUT pin will be driven and when SS is high, DOUT will be high impedance.

The SPI generates interrupt ECNT (AIE.2) to indicate that the transfer/reception of the byte is complete. The interrupt goes high whenever the counter value is equal to 8 (indicating that eight SCKs have occurred). The interrupt is cleared on reading or writing to the SPIDATA register. During the data transfer, the actual counter value can be read from the SPICON SFR.

#### **Power Down**

The SPI is powered down by the PDSPI bit in the power control register (PDCON). This bit needs to be cleared to enable the SPI function. When the SPI is powered down, pins P1.2, P1.3, P1.4, and P3.6 revert to general-purpose I/O pins.

#### Application Flow

This section explains the typical application usage flow of SPI in master and slave modes.

#### Master Mode Application Flow

- 1. Configure the port pins.
- 2. Configure the SPI.
- 3. Assert <del>SS</del> to enable slave communication (if applicable).
- 4. Write data to SPIDATA.
- 5. Generate eight SCKs.
- 6. Read the received data from SPIDATA.

#### Slave Mode Application Flow

- 1. Configure the ports pins.
- 2. Enable SS (if applicable).
- 3. Configure the SPI.
- 4. Write data to SPIDATA.
- 5. Wait for the Count Interrupt (eight SCKs).
- 6. Read the data from SPIDATA.

#### CAUTION:

If SPIDATA is not read before the next SPI transaction, the ECNT interrupt will be removed and the previous data will be lost.



#### l<sup>2</sup>C

The I/O pins needed for I<sup>2</sup>C transfer are serial clock (SCL) and serial data (SDA—implemented by connecting DIN and DOUT externally). The I<sup>2</sup>C transfer timing is shown in Figure 19.

The MSC1201/02 I<sup>2</sup>C supports:

- 1. Master or slave I<sup>2</sup>C operation (control in software)
- 2. Standard or fast modes of transfer
- 3. Clock stretching
- 4. General call

When used in I<sup>2</sup>C mode, pins DIN (P1.3) and DOUT (P1.2) should be tied together externally. The DIN pin should be configured as an input pin and the DOUT pin should be configured as open drain or standard 8051 by setting the P1DDR (DOUT should be set high so that the bus is not pulled low).

The MSC1201/02 I<sup>2</sup>C can generate two interrupts:

- 1. I<sup>2</sup>C interrupt for START/STOP interrupt (AIE.3)
- 2. CNT interrupt for bit counter interrupt (AIE.2)

The START/STOP interrupt is generated when a START condition or STOP condition is detected on the bus. The bit counter generates an interrupt on a complete (8-bit) data transfer and also after the transfer of the ACK/NACK.

The bit counter for serial transfer is always incremented on the falling edge of SCL and can be reset by reading or writing to I2CDATA (SFR 9Bh) or when a START/STOP condition is detected. The bit counter can be polled or used as an interrupt. The bit counter interrupt occurs when the bit counter value is equal to 8, indicating that eight bits of data have been transferred. I<sup>2</sup>C mode also allows for interrupt generation on one bit of data transfer (I2CCON.CNTSEL). This can be used for ACK/NACK interrupt generation. For instance, the I<sup>2</sup>C interrupt can be configured for 8-bit interrupt detection; on the eighth bit, the interrupt is generated. Following this interrupt, the clock is stretched (SCL held low). The interrupt can then be configured for 1-bit detection, which will terminate clock stretching. The ACK/NACK can be written by the software, which will terminate clock stretching. The next interrupt will be generated after the ACK/NACK has been latched by the receiving device. The interrupt is cleared on reading or writing to the I2CDATA register. If I2CDATA is not read before the next data transfer, the interrupt will be removed and the previous data will be lost.

SBAS317B - APRIL 2004 - REVISED JANUARY 2005

#### Master Operation

The source for the SCL is controlled in the PASEL register or can be generated in software.

#### Transmit

The serial data must be stable on the bus while SCL is high. Therefore, the writing of serial data to I2CDATA must be coordinated with the generation of the SCL, since SDA transitions on the bus may be interpreted as a START or STOP while SCL is high. The START and STOP conditions on the bus must be generated in software. After the serial data has been transmitted, the generation of the ACK/NACK clock must be enabled by writing 0xFFh to I2CDATA. This allows the master to read the state of ACK/NACK.

#### Receive

The serial data is latched into the receive buffer on the rising edge of SCL. After the serial data has been received, ACK/NACK is generated by writing 0x7Fh (for ACK) or 0xFFh (for NACK) to I2CDATA.




Figure 19. Timing Diagram for I<sup>2</sup>C Transmission and Reception

#### Slave Operation

Slave operation is supported, but address recognition,  $R/\overline{W}$  determination, and ACK/NACK must be done under software control. The Disable Clock Stretch (DCS) bit can be set to disable clock stretching. When the DCS bit is set, the device will no longer stretch the clock and will not generate interrupts. This bit can be used to disable clock stretch interrupts when there is no address match. This bit is automatically cleared when a start or repeated start condition occurs.

#### Transmit

Once address recognition,  $R/\overline{W}$  determination, and ACK/NACK are complete, the serial data to be transferred can be written to I2CDATA. The data is automatically shifted out based on the master SCL. After data transmission, CNTIF is generated and SCL is stretched by the MSC1201/02 until the I2CDATA register is written with a 0xFFh. The ACK/NACK from the master can then be read.

#### Receive

Once address recognition, R/W determination, and ACK/NACK are complete, I2CDATA must be written with 0xFFh to enable data reception. Upon completion of the data shift, the MSC1201/02 generates the CNT interrupt and stretches SCL. Received data can then be read from I2CDATA. After the serial data has been received, ACK/NACK is generated by writing 0x7Fh (for ACK) or 0xFFh (for NACK) to I2CDATA. The write to I2CDATA clears the CNT interrupt and clock stretch.

#### **MEMORY MAP**

The MSC1201/02 contain on-chip SFR, Flash Memory, Scratchpad SRAM Memory, and Boot ROM. The SFR registers are primarily used for control and status. The standard 8051 features and additional peripheral features of the MSC1201/02 are controlled through the SFR. Reading from an undefined SFR will return zero. Writing to undefined SFR registers is not recommended and will have indeterminate effects.

Flash Memory is used for both Program Memory and Data Memory. Program/Data Memory partition size is selectable. The partition size is set through hardware configuration bits, which are programmed serially. Both Program and Data Flash Memories are erasable and writable (programmable) in User Application mode. However, program execution can only occur from Program Memory. As an added precaution, a lock feature can be



activated through the hardware configuration bits, which disables erase/write operation to 4kB of Program Flash Memory or the entire Program Flash Memory in User Application mode.

#### FLASH MEMORY

The MSC1201/02 use a memory addressing scheme that separates Program Memory (FLASH/ROM) from Data Memory (FLASH/RAM). The program and data segments can overlap since they are accessed by different instructions. Program Memory is fetched by the microcontroller automatically. MOVC is the one instruction that is used to explicitly read the program area, and is commonly used to read lookup tables.


The MSC1201/02 have three Hardware (HW) Configuration registers (HCR0, HCR1, and HCR2) that are programmable only during Flash Memory Programming mode.

The MSC1201/02 allow the user to partition the Flash Memory between Program Memory and Data Memory. For instance, the MSC1201Y3/MSC1202Y3 contain 8kB of Flash Memory on-chip. Through the HW configuration registers, the user can define the partition between Program Memory (PM) and Data Memory (DM), as shown in Table 3, Table 4, and Figure 20. The MSC1201/02 families offer two memory configurations.

HCR0	MSC12	01/02Y2	MSC12	01/02Y3
DFSEL	PM	PM DM		DM
00	2kB	2kB	4kB	4kB
01	2kB	2kB	6kB	2kB
10	3kB	1kB	7kB	1kB
11 (default)	4kB	0kB	8kB	0kB

**Table 3. Flash Memory Partitioning** 

HCR0	MSC12	01/02Y2	MSC12	01/02Y3
DFSEL	PM DM		PM	DM
00	0000-07FF	0400-0BFF	0000-0FFF	0400-13FF
01	0000-07FF	0400-0BFF	0000–17FF	0400-0BFF
10	0000-0BFF	0400-07FF	0000-1BFF	0400-07FF
11 (default)	0000-0FFF	0000	0000–1FFF	0000





It is important to note that the Flash Memory is readable and writable (depending on the MXWS bit in the MWS SFR) by the user through the MOVX instruction when configured as either Program or Data Memory. This means that the user may partition the device for maximum Flash Program Memory size (no Flash Data Memory) and use Flash Program Memory as Flash Data Memory. This may lead to undesirable behavior if the PC points to an area of Flash Program Memory that is being used for data storage. Therefore, it is recommended to use Flash partitioning when Flash Memory is used for data storage. Flash partitioning prohibits execution of code from Data Flash Memory. Additionally, the Program Memory erase/write can be disabled through hardware configuration bits (HCR0), while still providing access (read/write/erase) to Data Flash Memory.

The effect of memory mapping on Program and Data Memory is straightforward. The Program Memory is decreased in size from the top of Flash Memory. To maintain compatibility with the MSC121x, the Flash Data Memory maps to addresses 0400h. Therefore, access to Data Memory (through MOVX) will access Flash Memory for the addresses shown in Table 4.

#### **Data Memory**

The MSC1201/02 has on-chip Flash Data Memory, which is readable and writable (depending on Memory Write Select register) during normal operation (full  $V_{DD}$  range). This memory is mapped into the external Data Memory space, which requires the use of the MOVX instruction to program. Note that the page size is 64 bytes for both Program and Data Memory and the page must be erased before it can be written.

#### System Memory

The System Memory is nonvolatile memory that can be read in User Application mode through the **faddr\_data\_read** Boot ROM routine. In Serial Flash Programming mode, the lower 64 bytes can be written. The lower 64 bytes include the Hardware Configuration registers.



#### **REGISTER MAP**

The Register Map is illustrated in Figure 21. It is entirely separate from the Program and Data Memory areas mentioned before. A separate class of instructions is used to access the registers. There are 256 potential register locations. In practice, the MSC1201/02 have 256 bytes of Scratchpad RAM and up to 128 SFRs. This is possible, since the upper 128 Scratchpad RAM locations can only be accessed indirectly. Thus, a direct reference to one of the upper 128 locations must be an SFR access. Direct RAM is reached at locations 0 to 7Fh (0 to 127).




Figure 21. Register Map

SFRs are accessed directly between 80h and FFh (128 to 255). The RAM locations between 128 and 255 can be reached through an indirect reference to those locations. Scratchpad RAM is available for general-purpose data storage. Within the 128 bytes of RAM, there are several special-purpose areas.

#### **Bit Addressable Locations**

In addition to direct register access, some individual bits are also accessible. These are individually addressable bits in both the RAM and SFR area. In the Scratchpad RAM area, registers 20h to 2Fh are bit-addressable. This provides 128 (16 • 8) individual bits available to software. A bit access is distinguished from a full-register access by the type of instruction. In the SFR area, any register location ending in a 0h or 8h is bit-addressable. Figure 22 shows details of the on-chip RAM addressing including the locations of individual RAM bits.

#### Working Registers

As part of the lower 128 bytes of RAM, there are four banks of Working Registers, as shown in Figure 20. The Working Registers are general-purpose RAM locations that can be addressed in a special way. They are designated R0 through R7. Since there are four banks, the currently selected bank will be used by any instruction using R0–R7. This allows software to change context by simply switching banks. This is controlled via the Program Status



Word register (PSW; 0D0h) in the SFR area described below. The 16 bytes immediately above the R0–R7 registers are bit-addressable, so any of the 128 bits in this area can be directly accessed using bit-addressable instructions.




Figure 22. Scratchpad Register Addressing

Thus, an instruction can designate the value stored in R0 (for example) to address the upper RAM. The 16 bytes immediately above the these registers are bit-addressable, so any of the 128 bits in this area can be directly accessed using bit-addressable instructions.



#### Stack

Another use of the Scratchpad area is for the programmer's stack. This area is selected using the Stack Pointer (SP, SFR 81h). Whenever a call or interrupt is invoked, the return address is placed on the Stack. It also is available to the programmer for variables, etc., since the Stack can be moved and there is no fixed location within the RAM designated as Stack. The Stack Pointer defaults to 07h on reset and the user can then move it as needed. The SP will point to the last used value. Therefore, the next value placed on the Stack is put at SP + 1. Each PUSH or CALL increments the SP by the appropriate value and each POP or RET decrements it.

#### **Program Memory**

After reset, the CPU begins execution from Program Memory location 0000h. The standard internal Program Memory size for MSC1201/02 family members is shown in Table 5. If enabled, the Boot ROM will appear from address F800h to FFFFh.

SBAS317B – APRIL 2004 – REVISED JANU	JARY 2005

#### Table 5. MSC1201/02 Maximum Internal Program Memory Sizes

MODEL NUMBER	STANDARD INTERNAL PROGRAM MEMORY SIZE (BYTES)
MSC1201Y2/MSC1202Y2	8k
MSC1201Y3/MSC1202Y3	4k

#### Boot ROM

There is a 1kB Boot ROM that controls operation during serial programming. Additionally, the Boot ROM routines shown in Table 6 can be accessed during the user mode, if it is enabled. When enabled, the Boot ROM routines will be located at memory addresses F800h–FBFFh during user mode.

HEX ADDRESS	ROUTINE	C DECLARATIONS	DESCRIPTION
F802	sfr_rd	char sfr_rd(void);	Return SFR value pointed to by CADDR <sup>(1)</sup>
F805	sfr_wr	void sfr_wr(char d);	Write to SFR pointed to by CADDR <sup>(1)</sup>
FBD8	monitor_isr	void monitor_isr() interrupt 6;	Push registers and call cmd_parser
FBDA	cmd_parser	void cmd_parser(void);	See application note SBAA076, <i>Programming the MSC1210</i> , available at www.ti.com.
FBDC	put_string	void put_string(char code *string);	Output string
FBDE	page_erase	char page_erase(int faddr, char fdata, char fdm);	Erase flash page
FBE0	write_flash	Assembly only; DPTR = address, ACC = data	Flash write <sup>(2)</sup>
FBE2	write_flash_chk	char write_flash_chk(int faddr, char fdata, char fdm);	Write flash byte, verify
FBE4	write_flash_byte	void write_flash_byte(int faddr, char fdata);	Write flash byte <sup>(2)</sup>
FBE6	faddr_data_read	char faddr_data_read(char faddr);	Read System Memory byte from faddr
FBE8	data_x_c_read	char data_x_c_read(int faddr, char fdm);	Read xdata or code byte
FBEA	tx_byte	void tx_byte(char);	Send byte to USART0
FBEC	tx_hex	void tx_hex(char);	send hex value to USART0
FBEE	putx	void putx(void);	send "x" to USART0 on R7 = 1
FBF0	rx_byte	char rx_byte(void);	Read byte from USART0
FBF2	rx_byte_echo	char rx_byte_echo(void);	Read and echo byte on USART0
FBF4	rx_hex_echo	char rx_hex_echo(void);	Read and echo hex on USART0
FBF6	rx_hex_dbl_echo	int_rx_hex_dbl_echo(void);	Read int as hex and echo: USART0
FBF8	rx_hex_word_echo	int_rx_hex_word_echo(void);	Read int reversed as hex and echo: USART0
FBFA	autobaud	void autobaud(void);	Set baud with received CR <sup>(3)</sup>
FBFC	putspace1	void putspace1(void);	Output 1 space to USART0
FBFE	putcr	void putcr(void);	Output CR, LF to USART0

#### Table 6. MSC1201/02 Boot ROM Routines

(1) CADDR must be set using the faddr\_data\_read routine.

(2) MWS register (SFR 8Fh) defines Data Memory or Program Memory write.

(3) SFR registers CKCON and TCON must be initialized: CKCON = 0x10 and TCON = 0x00.



#### Serial Flash Programming Mode

Serial Flash Programming mode is initiated by holding the P1.0/PROG pin low during reset, as shown in Figure 23. User Application mode also allows for Flash programming. Code execution from Flash Memory cannot occur in this mode while programming, but code execution can occur from Boot ROM while programming.




Figure 23. Serial Flash Programming Mode

#### **INTERRUPTS**

The MSC1201/02 use a three-priority interrupt system. As shown in Table 7, each interrupt source has an independent priority bit, flag, interrupt vector, and enable (except that nine interrupts share the Auxiliary Interrupt, AI, at the highest priority). In addition, interrupts can be globally enabled or disabled. The interrupt structure is compatible with the original 8051 family. All of the standard interrupts are available.

#### HARDWARE CONFIGURATION MEMORY

The 64 configuration bytes can only be written during the program mode. The bytes are accessed through SFR registers CADDR (SFR 93h) and CDATA (SFR 94h) by using the **faddr\_data\_read** Boot-ROM routine. Three of the configuration bytes control Flash partitioning and system control. If the security bit is set, these bits cannot be changed except with a Mass Erase command that erases all of the Flash Memory, including the 64 configuration bytes.

	INTERRUPT					PRIORITY	
INTERRUPT/EVENT	ADDR	NUM	PRIORITY	FLAG	ENABLE	CONTROL	
AV <sub>DD</sub> Low Voltage Detect	33h	6	HIGH 0	ALVDIP (AIPOL.1) <sup>(1)</sup>	EALV (AIE.1) <sup>(1)</sup>	N/A	
Count (SPI/I <sup>2</sup> C)	33h	6	0	CNTIP (AIPOL.2) <sup>(1)</sup>	ECNT (AIE.2) <sup>(1)</sup>	N/A	
I <sup>2</sup> C Start/Stop	33h	6	0	I2CIP (AIPOL.3) <sup>(1)</sup>	EI2C (AIE.3) <sup>(1)</sup>	N/A	
Milliseconds Timer	33h	6	0	MSECIP (AIPOL.4) <sup>(1)</sup>	EMSEC (AIE.4) <sup>(1)</sup>	N/A	
ADC	33h	6	0	ADCIP (AIPOL.5) <sup>(1)</sup>	EADC (AIE.5) <sup>(1)</sup>	N/A	
Summation Register	33h	6	0	SUMIP (AIPOL.6) <sup>(1)</sup>	ESUM (AIE.6) <sup>(1)</sup>	N/A	
Seconds Timer	33h	6	0	SECIP (AIPOL.7) <sup>(1)</sup>	ESEC (AIE.7) <sup>(1)</sup>	N/A	
External Interrupt 0	03h	0	1	IE0 (TCON.1) <sup>(2)</sup>	EX0 (IE.0) <sup>(4)</sup>	PX0 (IP.0)	
Timer 0 Overflow	0Bh	1	2	TF0 (TCON.5) <sup>(3)</sup>	ET1 (IE.1) <sup>(4)</sup>	PT0 (IP.1)	
External Interrupt 1	13h	2	3	IE1 (TCON.3) <sup>(2)</sup>	EX1 (IE.2) <sup>(4)</sup>	PX1 (IP.2)	
Timer 1 Overflow	1Bh	3	4	TF1 (TCON.7) <sup>(3)</sup>	ET1 (IE.3) <sup>(4)</sup>	PT1 (IP.3)	
Serial Port 0	23h	4	5	RI_0 (SCON0.0) TI_0 (SCON0.1)	ES0 (IE.4) <sup>(4)</sup>	PS0 (IP.4)	
External Interrupt 2	43h	8	6	IE2 (EXIF.4)	EX2 (EIE.0) <sup>(4)</sup>	PX2 (EIP.0)	
External Interrupt 3	4Bh	9	7	IE3 (EXIF.5)	EX3 (EIE.1) <sup>(4)</sup>	PX3 (EIP.1)	
External Interrupt 4	53h	10	8	IE4 (EXIF.6)	EX4 (EIE.2) <sup>(4)</sup>	PX4 (EIP.2)	
External Interrupt 5	5Bh	11	9	IE5 (EXIF.7)	EX5 (EIE.3) <sup>(4)</sup>	PX5 (EIP.3)	
Watchdog	63h	12	10 LOW	WDTI (EICON.3)	EWDI (EIE.4) <sup>(4)</sup>	PWDI (EIP.4)	

#### Table 7. Interrupt Summary

(1) These interrupts set the AI flag (EICON.4) and are enabled by EAI (EICON.5).

(2) If edge-triggered, cleared automatically by hardware when the service routine is vectored to. If level-triggered, the flag follows the state of the pin.

(3) Cleared automatically by hardware when interrupt vector occurs.

(4) Globally enabled by  $\overline{EA}$  (IE.7).



#### Hardware Configuration Register 0 (HCR0)—Accessed Using SFR Registers CADDR and CDATA.

	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
CADDR 3Fh	EPMA	PML	RSL	EBR	EWDR	1	DFSEL1	DFSEL0

#### EPMA Enable Programming Memory Access (Security Bit).

bit 7 0: After reset in programming modes, Flash Memory can only be accessed in UAM until a mass erase is done. 1: Fully Accessible (default)

#### PML Program Memory Lock (PML has Priority Over RSL).

- bit 6 0: Enable read and write for Program Memory in UAM.
  - 1: Enable Read-Only mode for Program Memory in UAM (default).
- RSL Reset Sector Lock. The reset sector can be used to provide another method of Flash Memory programming. This bit 5 will allow Program Memory updates without changing the jumpers for in-circuit code updates or program development. The code in this boot sector would then provide the monitor and programming routines with the ability to jump into the main Flash code when programming is finished.
  - 0: Enable Reset Sector Writing

1: Enable Read-Only mode for reset sector (4kB) (default). Same effect as PML for the MSC1201Y2/MSC1202Y2.

# **EBR** Enable Boot ROM. Boot ROM is 1kB of code located in ROM, not to be confused with the 4kB Boot Sector located bit 4 in Flash Memory.

- 0: Disable Internal Boot ROM
- 1: Enable Internal Boot ROM (default)

#### EWDR Enable Watchdog Reset.

- bit 3 0: Disable Watchdog Reset
  - 1: Enable Watchdog Reset (default)

#### DFSEL1–0 Data Flash Memory Size (See Table 3).

- bits 1–0 00: 4kB Data Flash Memory (MSC1201Y3/MSC1202Y3 Only)
  - 01: 2kB Data Flash Memory
    - 10: 1kB Data Flash Memory
    - 11: No Data Flash Memory (default)



#### Hardware Configuration Register 1 (HCR1)

	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
CADDR 3Eh	1	1	1	1	1	DDB	1	1

#### DDB Disable Digital Brownout Detection.

bit 2

0: Enable Digital Brownout Detection (2.7V)

1: Disable Digital Brownout Detection (default)

#### Hardware Configuration Register 2 (HCR2)

	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
CADDR 3Dh	0	0	0	0	0	CLKSEL2	CLKSEL1	CLKSEL0

#### CLKSEL2-1 Clock Select.

bits 2–0 000: Reserved

001: Reserved

010: Reserved

011: External Clock Mode

100: PLL High-Frequency (HF) Mode

101: PLL Low-Frequency (LF) Mode

110: Internal Oscillator High-Frequency (HF) Mode

111: Internal Oscillator Low-Frequency (LF) Mode



# SFR DEFINITIONS

ADDRESS	REGISTER	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0	RESET VALUE
80h										
81h	SP									07h
82h	DPL0									00h
83h	DPH0									00h
84h	DPL1									00h
85h	DPH1									00h
86h	DPS	0	0	0	0	0	0	0	SEL	00h
87h	PCON	SMOD	0	1	1	GF1	GF0	STOP	IDLE	30h
88h	TCON	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0	00h
	TMOD		Tim	ı er 1				ner 0		
89h		GATE	C/T	M1	MO	GATE	C/T	M1	MO	00h
8Ah	TL0									00h
8Bh	TL1									00h
8Ch	TH0									00h
8Dh	TH1									00h
8Eh	CKCON	0	0	0	T1M	TOM	MD2	MD1	MD0	01h
8Fh	MWS	0	0	0	0	0	0	0	MXWS	00h
	P1	P1.7	P1.6	P1.5	P1.4	P1.3	P1.2	P1.1		
90h		INT5	INT4	P1.5 INT3	INT2/SS	DIN	DOUT		P1.0 PROG	FFh
91h	EXIF	IE5	IE4	IE3	IE2	1	0	0	0	08h
92h	MPAGE									
93h	CADDR									00h
94h	CDATA									00h
95h										
96h										
97h										
98h	SCON0	SM0_0	SM1_0	SM2_0	REN_0	TB8_0	RB8_0	TI_0	RI_0	00h
99h	SBUF0									00h
9Ah	SPICON I2CCON	SBIT3 SBIT3	SBIT2 SBIT2	SBIT1 SBIT1	SBIT0 SBIT0	ORDER STOP	CPHA START	ESS DCS	CPOL CNTSEL	00h
9Bh	SPIDATA I2CDATA									00h
9Ch										
9Dh										
9Eh										
9Fh										
A0h										
A1h										
A2h										
A3h										
A4h	AIPOL	SECIP	SUMIP	ADCIP	MSECIP	I2CIP	CNTIP	ALVDIP	0	00h
A5h	PAI	0	0	0	0	PAI3	PAI2	PAI1	PAIO	00h
A6h	AIE	ESEC	ESUM	EADC	EMSEC	EI2C	ECNT	EALV	0	00h
A7h	AISTAT	SEC	SUM	ADC	MSEC	12C	CNT	ALVD	0	00h
A8h	IE	EA	0	0	ES0	ET1	EX1	ET0	EX0	00h
A9h									-	
					<u> </u>					



# SFR DEFINITIONS (continued)

ADDRESS	REGISTER	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0	RESET VALUE
AAh										
ABh										
ACh										
ADh										
AEh	P1DDRL	P13H	P13L	P12H	P12L	P11H	P11L	P10H	P10L	00h
AFh	P1DDRH	P17H	P17L	P16H	P16L	P15H	P15L	P14H	P14L	00h
B0h	P3	P3.7	P3.6 sck/scl/clks	P3.5 T1	P3.4 T0	P3.3 INT1	P3.2 INT0	P3.1 TXD0	P3.0 RXD0	FFh
B1h										
B2h										
B3h	P3DDRL	P33H	P33L	P32H	P32L	P31H	P31L	P30H	P30L	00h
B4h	P3DDRH	P37H	P37L	P36H	P36L	P35H	P35L	P34H	P34L	00h
B5h	IDAC									00h
B6h										
B7h										
B8h	IP	1	0	0	PS0	PT1	PX1	PT0	PX0	80h
B9h										
BAh										
BBh										
BCh										
BDh										
BEh										
BFh										
C0h										
C1h										
C2h										
C3h										
C4h										
C5h										
C6h	EWU						EWUWDT	EWUEX1	EWUEX0	00h
C7h	SYSCLK	0	0	DIVMOD1	DIVMOD0	0	DIV2	DIV1	DIV0	00h
C8h										
C9h										
CAh										
CBh										
CCh										
CDh										
CEh										
CFh										
D0h	PSW	CY	AC	F0	RS1	RS0	OV	F1	Р	00h
D1h	OCL		1						LSB	00h
D2h	OCM									00h
D3h	ОСН	MSB								00h
D4h	GCL								LSB	5Ah
D5h	GCM									ECh
D6h	GCH	MSB								5Fh
2011	3011			L						

# SFR DEFINITIONS (continued)

ADDRESS	REGISTER	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0	RESET VALUE
D7h	ADMUX	INP3	INP2	INP1	INP0	INN3	INN2	INN1	INN0	01h
D8h	EICON	0	1	EAI	AI	WDTI	0	0	0	40h
D9h	ADRESL <sup>(1)</sup>								LSB(1)	00h
DAh	ADRESM <sup>(1)</sup>	MSB <sup>(1)</sup>								00h
DBh	ADRESH(1)	MSB <sup>(1)</sup>								00h
DCh	ADCON0		BOD	EVREF	VREFH	EBUF	PGA2	PGA1	PGA0	30h
DDh	ADCON1	OF_UF	POL	SM1	SM0	_	CAL2	CAL1	CAL0	00h
DEh	ADCON2	DR7	DR6	DR5	DR4	DR3	DR2	DR1	DR0	1Bh
DFh	ADCON3	0	0	0	0	0	DR10	DR9	DR8	06h
E0h	ACC	ACC.7	ACC.6	ACC.5	ACC.4	ACC.3	ACC.2	ACC.1	ACC.0	00h
E1h	SSCON	SSCON1	SSCON0	SCNT2	SCNT1	SCNT0	SHF2	SHF1	SHF0	00h
E2h	SUMR0								LSB	00h
E3h	SUMR1									00h
E4h	SUMR2									00h
E5h	SUMR3	MSB								00h
E6h	ODAC									00h
E7h	LVDCON	ALVDIS	0	0	0	1	1	1	1	8Fh
E8h	EIE	1	1	1	EWDI	EX5	EX4	EX3	EX2	E0h
E9h	HWPC0	0	0	0	0	0	0	DEVICE	MEMORY	0000_00xxb
EAh	HWPC1	0	0	1	0	0	0	0	0	20h
EBh	HWVER									
ECh	Reserved									
EDh	Reserved									
EEh	FMCON	0	PGERA	0	FRCM	0	BUSY	1	0	02h
EFh	FTCON	FER3	FER2	FER1	FER0	FWR3	FWR2	FWR1	FWR0	A5h
F0h	В									00h
F1h	PDCON	PDICLK	PDIDAC	PDI2C	0	PDADC	PDWDT	PDST	PDSPI	6Fh
F2h	PASEL	PSEN4	PSEN3	PSEN2	PSEN1	PSEN0	0	0	0	00h
F3h	Reserved									
F4h	PLLL	PLL7	PLL6	PLL5	PLL4	PLL3	PLL2	PLL1	PLL0	xxh(2)
F5h	PLLH	CKSTAT2	CKSTAT1	CKSTAT0	PLLLOCK	0	0	PLL9	PLL8	<sub>xxh</sub> (2)
F6h	ACLK	0	FREQ6	FREQ5	FREQ4	FREQ3	FREQ2	FREQ1	FREQ0	03h
F7h	SRST	0	0	0	0	0	0	0	RSTREQ	00h
F8h	EIP	1	1	1	PWDI	PX5	PX4	PX3	PX2	E0h
F9h	SECINT	WRT	SECINT6	SECINT5	SECINT4	SECINT3	SECINT2	SECINT1	SECINT0	7Fh
FAh	MSINT	WRT	MSINT6	MSINT5	MSINT4	MSINT3	MSINT2	MSINT1	MSINT0	7Fh
FBh	USEC	0	0	FREQ5	FREQ4	FREQ3	FREQ2	FREQ1	FREQ0	03h
FCh	MSECL	MSECL7	MSECL6	MSECL5	MSECL4	MSECL3	MSECL2	MSECL1	MSECL0	9Fh
FDh	MSECH	MSECH7	MSECH6	MSECH5	MSECH4	MSECH3	MSECH2	MSECH1	MSECH0	0Fh
FEh	HMSEC	HMSEC7	HMSEC6	HMSEC5	HMSEC4	HMSEC3	HMSEC2	HMSEC1	HMSEC0	63h
FFh	WDTCON	EWDT	DWDT	RWDT	WDCNT4	WDCNT3	WDCNT2	WDCNT1	WDCNT0	00h

(1) For the MSC1201, the ADC result is contained in ADRESH, ADRESM, and ADRESL. For the MSC1202, the ADC result is contained in ADRESM and ADRESL (that is, shifted right one byte) and the MSB is sign-extended (Bipolar mode) or zero-padded (Unipolar mode) in ADRESH. Therefore, when migrating between the MSC1201 and MSC1202, the ADC result calculation must be adjusted accordingly. For both the MSC1201 and MSC1202, the ADC interrupt is cleared by reading ADRESL.

(2) Dependent on HCR2 value.

#### Stack Pointer (SP)

	7	6	5	4	3	2	1	0	Reset Value
SFR 81h	SP.7	SP.6	SP.5	SP.4	SP.3	SP.2	SP.1	SP.0	07h

**SP.7–0** Stack Pointer. The stack pointer identifies the location where the stack will begin. The stack pointer is incremented before every PUSH or CALL operation and decremented after each POP or RET/RETI. This register defaults to 07h after reset.

#### Data Pointer Low 0 (DPL0)

	7	6	5	4	3	2	1	0	Reset Value
SFR 82h	DPL0.7	DPL0.6	DPL0.5	DPL0.4	DPL0.3	DPL0.2	DPL0.1	DPL0.0	00h

**DPL0.7-0 Data Pointer Low 0.** This register is the low byte of the standard 8051 16-bit data pointer. DPL0 and DPH0 are used to point to non-scratchpad data RAM. The current data pointer is selected by DPS (SFR 86h).

#### Data Pointer High 0 (DPH0)

		7	6	5	4	3	2	1	0	Reset Value
	SFR 83h	DPH0.7	DPH0.6	DPH0.5	DPH0.4	DPH0.3	DPH0.2	DPH0.1	DPH0.0	00h

**DPH0.7-0 Data Pointer High 0.** This register is the high byte of the standard 8051 16-bit data pointer. DPL0 and DPH0 are used to point to non-scratchpad data RAM. The current data pointer is selected by DPS (SFR 86h).

#### Data Pointer Low 1 (DPL1)

	7	6	5	4	3	2	1	0	Reset Value
SFR 84h	DPL1.7	DPL1.6	DPL1.5	DPL1.4	DPL1.3	DPL1.2	DPL1.1	DPL1.0	00h

DPL1.7-0Data Pointer Low 1. This register is the low byte of the auxiliary 16-bit data pointer. When the SEL bit (DPS.0)bits 7-0(SFR 86h) is set, DPL1 and DPH1 are used in place of DPL0 and DPH0 during DPTR operations.

#### Data Pointer High 1 (DPH1)

	7	6	5	4	3	2	1	0	Reset Value
SFR 85h	DPH1.7	DPH1.6	DPH1.5	DPH1.4	DPH1.3	DPH1.2	DPH1.1	DPH1.0	00h

**DPH1.7-0 Data Pointer High.** This register is the high byte of the auxiliary 16-bit data pointer. When the SEL bit (DPS.0) bits 7–0 (SFR 86h) is set, DPL1 and DPH1 are used in place of DPL0 and DPH0 during DPTR operations.

#### **Data Pointer Select (DPS)**

	7	6	5	4	3	2	1	0	Reset Value
SFR 86h	0	0	0	0	0	0	0	SEL	00h

SEL Data Pointer Select. This bit selects the active data pointer.

bit 00: Instructions that use the DPTR will use DPL0 and DPH0.1: Instructions that use the DPTR will use DPL1 and DPH1.

#### **Power Control (PCON)**

	7	6	5	4	3	2	1	0	Reset Value
SFR 87h	n SMOD	0	1	1	GF1	GF0	STOP	IDLE	30h
SMOD	Serial Port 0	Baud Rate D	oubler Enal	<b>ble.</b> The seria	al baud rate o	doubling fund	tion for Seria	al Port 0.	
bit 7	0: Serial Port					0			
	1: Serial Port	0 baud rate w	vill be double	that defined	by baud rate	e generation	equation.		
<b>GF1</b> bit 3	General-Purp	ose User Fl	<b>ag 1.</b> This is	a general-pu	irpose flag fo	r software co	ntrol.		
<b>GF0</b> bit 2	General-Purp	ose User Fla	<b>ag 0.</b> This is	a general-pu	irpose flag fo	r software co	ntrol.		

- **STOP** Stop Mode Select. Setting this bit will halt the internal oscillator and block external clocks. This bit will always read as 0. Exit with RESET. In this mode, internal peripherals are frozen and I/O pins are held in their current state. The ADC is frozen, but IDAC and VREF remain active.
- IDLE Idle Mode Select. Setting this bit will freeze the CPU, Timer 0 and 1, and the USART; other peripherals remain active. bit 0 This bit will always be read as a 0. Exit with AIE (A6h) and EWU (C6h) interrupts (refer to Figure 6 for clocks affected during IDLE).

#### **Timer/Counter Control (TCON)**

		7	6	5	4	3	2	1	0	Reset Value
SFR 88	h	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0	00h
<b>TF1</b> bit 7			-						•	current mode. service routine.

0: No Timer 1 overflow has been detected.

1: Timer 1 has overflowed its maximum count.

- **TR1 Timer 1 Run Control.** This bit enables/disables the operation of Timer 1. Halting this timer will preserve the current bit 6 count in TH1, TL1.
  - 0: Timer is halted.
    - 1: Timer is enabled.
- **TF0 Timer 0 Overflow Flag.** This bit indicates when Timer 0 overflows its maximum count as defined by the current mode. bit 5 This bit can be cleared by software and is automatically cleared when the CPU vectors to the Timer 0 interrupt service routine.
  - 0: No Timer 0 overflow has been detected.
  - 1: Timer 0 has overflowed its maximum count.
- **TR0 Timer 0 Run Control.** This bit enables/disables the operation of Timer 0. Halting this timer will preserve the current count in TH0, TL0.
  - 0: Timer is halted.
    - 1: Timer is enabled.
- IE1 Interrupt 1 Edge Detect. This bit is set when an edge/level of the type defined by IT1 is detected. If IT1 = 1, this bit will remain set until cleared in software or the start of the External Interrupt 1 service routine. If IT1 = 0, this bit will inversely reflect the state of the INT1 pin.
- **IT1** Interrupt 1 Type Select. This bit selects whether the INT1 pin will detect edge- or level-triggered interrupts.
- bit 2 0: INT1 is level triggered.
  - 1: INT1 is edge triggered.
- IE0 Interrupt 0 Edge Detect. This bit is set when an edge/level of the type defined by IT0 is detected. If IT0 = 1, this bit will remain set until cleared in software or the start of the External Interrupt 0 service routine. If IT0 = 0, this bit will inversely reflect the state of the INT0 pin.
- **ITO** Interrupt 0 Type Select. This bit selects whether the INT0 pin will detect edge- or level-triggered interrupts.
- bit 0 0: INTO is level triggered.
  - 1: INT0 is edge triggered.

### Timer Mode Control (TMOD)

	7		6	5	4	3	2	1	0	Reset Value
SFR 89h			TIME	ER 1	•		TIM	ER 0		00h
01100011	GATE		C/T	M1	MO	GATE	C/T	M1	MO	0011
GATE	Timer '	1 Gate	e Control	This hit enab	les/disables t	the ability of	Timer 1 to ir	crement		
it 7					egardless of			lerement.		
/// /					= 1 and pin $\overline{I}$					
_			-		- 1 and pin n	NII – I.				
C/T	Timer '	1 Cou	inter/Timer	Select.						
oit 6	0: Time	er is in	cremented	by internal c	locks.					
	1: Time	er is in	cremented	by pulses or	n T1 pin wher	n TR1 (TCON	N.6, SFR 88	n) is 1.		
M1. M0								n) is 1.		
<b>W1, M0</b> bits 5–4					n T1 pin wher lect the opera			h) is 1.		
<b>M1, M0</b> bits 5–4								n) is 1.		
•	Timer '	1 Moc	de Select. T		lect the operation			n) is 1.		
	Timer <sup>-</sup>	1 Мос мо	de Select. T	hese bits se	lect the operation			n) is 1.		
	<b>Timer</b> 7	1 Moc <u>Mo</u>	MODE Mode 0: 8-bi Mode 1: 16 b	hese bits se	lect the operative operati			n) is 1.		

0:	Time	' is iı	ncremented	by internal clocks.	

- 1: Timer is incremented by pulses on pin T0 when TR0 (TCON.4, SFR 88h) is 1.
- M1, M0 Timer 0 Mode Select. These bits select the operating mode of Timer 0.

#### bits 1-0

bit 2

M1	MO	MODE
0	0	Mode 0: 8-bit counter with 5-bit prescale.
0	1	Mode 1: 16 bits.
1	0	Mode 2: 8-bit counter with auto reload.
1	1	Mode 3: Two 8-bit counters.

# Timer 0 LSB (TL0)

	7	6	5	4	3	2	1	0	Reset Value
SFR 8Ah	TL0.7	TL0.6	TL0.5	TL0.4	TL0.3	TL0.2	TL0.1	TL0.0	00h

**TL0.7–0 Timer 0 LSB.** This register contains the least significant byte of Timer 0. bits 7–0

# Timer 1 LSB (TL1)

	7	6	5	4	3	2	1	0	Reset Value
SFR 8Bh	TL1.7	TL1.6	TL1.5	TL1.4	TL1.3	TL1.2	TL1.1	TL1.0	00h

**TL1.7–0 Timer 1 LSB.** This register contains the least significant byte of Timer 1. bits 7–0



#### Timer 0 MSB (TH0)

	7	6	5	4	3	2	1	0	Reset Value
SFR 8Ch	TH0.7	TH0.6	TH0.5	TH0.4	TH0.3	TH0.2	TH0.1	TH0.0	00h

**TH0.7–0 Timer 0 MSB.** This register contains the most significant byte of Timer 0.

bits 7–0

#### Timer 1 MSB (TH1)

	7	6	5	4	3	2	1	0	Reset Value
SFR 8Dh	TH1.7	TH1.6	TH1.5	TH1.4	TH1.3	TH1.2	TH1.1	TH1.0	00h

**TH1.7–0 Timer 1 MSB.** This register contains the most significant byte of Timer 1.

bits 7-0

#### **Clock Control (CKCON)**

	7	6	5	4	3	2	1	0	Reset Value
SFR 8Eh	0	0	0	T1M	TOM	MD2	MD1	MD0	01h

T1MTimer 1 Clock Select. This bit controls the division of the system clock that drives Timer 1. Clearing this bit to 0<br/>maintains 8051 compatibility. This bit has no effect on instruction cycle timing.

0: Timer 1 uses a divide-by-12 of the crystal frequency.

1: Timer 1 uses a divide-by-4 of the crystal frequency.

**TOM** Timer 0 Clock Select. This bit controls the division of the system clock that drives Timer 0. Clearing this bit to 0 maintains 8051 compatibility. This bit has no effect on instruction cycle timing.

0: Timer 0 uses a divide-by-12 of the crystal frequency.

1: Timer 0 uses a divide-by-4 of the crystal frequency.

MD2, MD1, MD0 bits 2–0 Stretch MOVX Select. These bits select the time by which external MOVX cycles are to be stretched. Since the MSC1201/02 does not allow external memory access, these bits should be set to 000<sub>B</sub> to allow for the fastest Flash Data Memory access.

#### Memory Write Select (MWS)

	7	6	5	4	3	2	1	0	Reset Value
SFR 8Fh	0	0	0	0	0	0	0	MXWS	00h

MXWS MOVX Write Select. This allows writing to the internal Flash Program Memory.

bit 0 0: No writes are allowed to the internal Flash Program Memory.

1: Writing is allowed to the internal Flash Program Memory, unless PML or RSL (HCR0, CADDR 3Fh) are on.



#### Port 1 (P1)

	7	6	5	4	3	2	1	0	Reset Value
SFR 90h	P1.7 INT5	P1.6 INT4	P1.5 INT3	P1.4 INT2/SS	P1.3 DIN	P1.2 DOUT	P1.1	P1.0 PROG	FFh

#### P1.7-0 General-Purpose I/O Port 1. This register functions as a general-purpose I/O port. In addition, all the pins have an bits 7-0 alternative function listed below. Each of the functions is controlled by several other SFRs. The associated Port 1 latch bit must contain a logic '1' before the pin can be used in its alternate function capacity. To use the alternate function, set the appropriate mode in P1DDRL (SFR AEh), P1DDRH (SFR AFh).

- INT5 External Interrupt 5. A falling edge on this pin will cause an external interrupt 5 if enabled.
- bit 7

- INT4 External Interrupt 4. A rising edge on this pin will cause an external interrupt 4 if enabled. bit 6
- INT3 External Interrupt 3. A falling edge on this pin will cause an external interrupt 3 if enabled. bit 5
- INT2/SS External Interrupt 2. A rising edge on this pin will cause an external interrupt 2 if enabled. This pin can be used as bit 4 slave select (SS) in SPI slave mode.
- DIN Serial Data In. This pin receives serial data in SPI and I<sup>2</sup>C modes (in I<sup>2</sup>C mode, this pin should be configured as an bit 3 input) or standard 8051.
- DOUT Serial Data Out. This pin transmits serial data in SPI and I<sup>2</sup>C modes (in I<sup>2</sup>C mode, this pin should be configured as bit 2 an open drain) or standard 8051.
- PROG Program Mode. When this pin is pulled low at power-up, the device enters Serial Programming mode (refer to bit 0 Figure 2).

#### External Interrupt Flag (EXIF)

	7	6	5	4	3	2	1	0	Reset Value
SFR 91h	IE5	IE4	IE3	IE2	1	0	0	0	08h

- External Interrupt 5 Flag. This bit will be set when a falling edge is detected on INT5. This bit must be cleared IE5 bit 7 manually by software. Setting this bit in software will cause an interrupt if enabled.
- External Interrupt 4 Flag. This bit will be set when a rising edge is detected on INT4. This bit must be cleared IE4 bit 6 manually by software. Setting this bit in software will cause an interrupt if enabled.
- External Interrupt 3 Flag. This bit will be set when a falling edge is detected on INT3. This bit must be cleared IE3 bit 5 manually by software. Setting this bit in software will cause an interrupt if enabled.
- IE2 External Interrupt 2 Flag. This bit will be set when a rising edge is detected on INT2. This bit must be cleared bit 4 manually by software. Setting this bit in software will cause an interrupt if enabled.

### Configuration Address Register (CADDR) (write-only)

	7	6	5	4	3	2	1	0	Reset Value
SFR 93h									00h

CADDR Configuration Address Register. This register supplies the address for reading bytes in the 64 bytes of Flash bits 7–0 Configuration Memory. Always use the Boot ROM CADDR access routine (faddr\_data\_read). This register is also used for SFR read and write routines.

CAUTION: If this register is written to while executing from Flash Memory, the CDATA register will be incorrect.

#### Configuration Data Register (CDATA) (read-only)

ſ		7	6	5	4	3	2	1	0	Reset Value
ſ	SFR 94h									00h

**CDATA Configuration Data Register.** This register will contain the data in the 64 bytes of Flash Configuration Memory that is located at the last written address in the CADDR register. This is a read-only register.

#### Serial Port 0 Control (SCON0)

	7	6	5	4	3	2	1	0	Reset Value
SFR 98h	SM0_0	SM1_0	SM2_0	REN_0	TB8_0	RB8_0	TI_0	RI_0	00h

**SM0–2** Serial Port 0 Mode. These bits control the mode of serial Port 0. Modes 1, 2, and 3 have 1 start and 1 stop bit in addition to the 8 or 9 data bits.

MODE	SM0	SM1	SM2	FUNCTION	LENGTH	PERIOD
0	0	0	0	Synchronous	8 bits	12 pCLK <sup>(1)</sup>
0	0	0	1	Synchronous	8 bits	4 pclk <sup>(1)</sup>
1	0	1	0	Asynchronous	10 bits	Timer 1 Baud Rate Equation
1	0	1	1	Asynchronous–Valid Stop Required <sup>(2)</sup>	10 bits	Timer 1 Baud Rate Equation
2	1	0	0	Asynchronous	11 bits	$\begin{array}{c} 64 \ \text{p}_{\text{CLK}}^{(1)} \ (\text{SMOD} = 0) \\ 32 \ \text{p}_{\text{CLK}}^{(1)} \ (\text{SMOD} = 1) \end{array}$
2	1	0	1	Asynchronous with Multiprocessor Communication	11 bits	$64 \text{ p}_{CLK}^{(1)} (\text{SMOD} = 0)$ $32 \text{ p}_{CLK}^{(1)} (\text{SMOD} = 1)$
3	1	1	0	Asynchronous	11 bits	Timer 1 Baud Rate Equation
3	1	1	1	Asynchronous with Multiprocessor Communication <sup>(3)</sup>	11 bits	Timer 1 Baud Rate Equation

**REN\_0 Receive Enable.** This bit enables/disables the serial Port 0 received shift register.

bit 4 0: Serial Port 0 reception disabled.

1: Serial Port 0 received enabled (modes 1, 2, and 3). Initiate synchronous reception (mode 0).

**TB8\_0 9th Transmission Bit State.** This bit defines the state of the 9th transmission bit in serial Port 0 modes 2 and 3.

bit 3

**RB8\_0 9th Received Bit State.** This bit identifies the state of the 9th reception bit of received data in serial Port 0 modes 2 and 3. In serial port mode 1, when SM2\_0 = 0, RB8\_0 is the state of the stop bit. RB8\_0 is not used in mode 0.

TI\_0Transmitter Interrupt Flag. This bit indicates that data in the serial Port 0 buffer has been completely shifted out. In serial<br/>port mode 0, TI\_0 is set at the end of the 8th data bit. In all other modes, this bit is set at the end of the last data bit.<br/>This bit must be manually cleared by software.

RI\_0 Receiver Interrupt Flag. This bit indicates that a byte of data has been received in the serial Port 0 buffer. In serial bit 0 port mode 0, RI\_0 is set at the end of the 8th bit. In serial port mode 1, RI\_0 is set after the last sample of the incoming stop bit subject to the state of SM2\_0. In modes 2 and 3, RI\_0 is set after the last sample of RB8\_0. This bit must be manually cleared by software.



#### Serial Data Buffer 0 (SBUF0)

	7	6	5	4	3	2	1	0	Reset Value
SFR 99h									00h

**SBUF0** Serial Data Buffer 0. Data for Serial Port 0 is read from or written to this location. The serial transmit and receive buffers are separate registers, but both are addressed at this location.

#### **SPI Control (SPICON)**

	7	6	5	4	3	2	1	0	Reset Value
SFR 9Ah	SBIT3	SBIT2	SBIT1	SBIT0	ORDER	CPHA	ESS	CPOL	00h

SBIT3-0 Serial Bit Count. Number of bits transferred (read
--

bits 7-4

SBIT3:0	COUNT
0x00	0
0x01	1
0x03	2
0x02	3
0x06	4
0x07	5
0x05	6
0x04	7
0x0C	8

#### ORDER Set Bit Order for Transmit and Receive.

- bit 3 0: Most Significant Bits First
  - 1: Least Significant Bits First

#### CPHA Serial Clock Phase Control.

- bit 2 0: Valid data starting from half SCK period before the first edge of SCK
  - 1: Valid data starting from the first edge of SCK

#### ESS Enable Slave Select.

- bit 1 0: SS (P1.4) is configured as a general-purpose I/O (default).
  - 1: SS (P1.4) is configured as SS for SPI mode. DOUT (P1.2) drives when SS is low, and DOUT (P1.2) is high-impedance when SS is high.

### CPOL Serial Clock Polarity.

- bit 0 0: SCK idle at logic LOW
  - 1: SCK idle at logic HIGH



### I<sup>2</sup>C Control (I2CCON)

	7	6	5	4	3	2	1	0	Reset Value
SFR 9Ah	SBIT3	SBIT2	SBIT1	SBIT0	STOP	START	DCS	CNTSEL	00h

SBIT3–0 Serial Bit Count. Number of bits transferred (read-only).

bits 7-4

SBIT3:0	COUNT
0x00	0
0x01	1
0x03	2
0x02	3
0x06	4
0x07	5
0x05	6
0x04	7
0x0C	8

### STOP Stop-Bit Status.

bit 3 0: No Stop

1: Stop Condition Received and I2CCNT set (cleared on write to I2CDATA)

#### START Start-Bit Status.

- bit 2 0: No Stop
  - 1: Start or Repeated Start Condition Received and I2CCNT set (cleared on write to I2CDATA)

#### DCS Disable Serial Clock Stretch.

bit 1 0: Enable SCL Stretch (cleared by firmware or START condition) 1: Disable SCL Stretch

#### CNTSEL Counter Select.

- bit 0 0: Counter IRQ Set for Bit Counter = 8 (default)
  - 1: Counter IRQ Set for Bit Counter = 1 (default)

# SPI Data Register (SPIDATA) / I<sup>2</sup>C Data Register (I2CDATA)

	7	6	5	4	3	2	1	0	Reset Value
SFR 9Bh									00h

**SPIDATA** SPI Data Register. Data for SPI is read from or written to this location. The SPI transmit and receive buffers are separate registers, but both are addressed at this location. Read to clear the receive interrupt and write to clear the transmit interrupt.

**I2CDATA I2C Data Register.** Data for I<sup>2</sup>C is read from or written to this location. The I<sup>2</sup>C transmit and receive buffers are separate registers, but both are addressed at this location.



#### Auxiliary Interrupt Poll (AIPOL)

	7	6	5	4	3	2	1	0	Reset Value	
SFR A4h	SECIP	SUMIP	ADCIP	MSECIP	I2CIP	CNTIP	ALVDIP	0	00h	
nterrupts ar	e enabled by	EICON.4 (	SFR D8h).	The other in	terrupts are	controlled b	by the IE an	d EIE registe	rs.	
SECIP	Second Sys	tem Timer I	nterrunt Po	ll (before IR)	0 masking)					
bit 7	0 = Second S		•	•	e masking).					
	1 = Second 3	•	•							
		- ,								
SUMIP	Accumulator Interrupt Poll (before IRQ masking).									
oit 6	0 = Accumul			е						
	1 = Accumul	I = Accumulator Interrupt Poll Active								
ADCIP	ADC Interru	ADC Interrupt Poll (before IRQ masking).								
oit 5	0 = ADC Interrupt Poll Inactive									
	1 = ADC Interrupt Poll Active									
MSECIP	Millisecond System Timer Interrupt Poll (before IRQ masking).									
oit 4	0 = Milliseco	•		•		0,				
	1 = Milliseco	nd System T	imer Interrup	ot Poll Active						
2CIP	I <sup>2</sup> C Interrup	t Poll (befor	e IRQ mask	ina).						
pit 3	$0 = I^2 C$ Inter	•								
	$1 = I^2 C$ Inter									
CNTIP	Serial Bit Co	ount Interru	ot Poll (befo	vre IRO mas	kina)					
bit 2		-			king).					
511 Z	0 = Serial Bit Count Interrupt Poll Inactive 1 = Serial Bit Count Interrupt Poll Active									
ALVDIP	Analog Low	-	-	•		king).				
oit 1	0 = Analog L	-		=						
	0 = Analog L	ow Voltage I	Jetect Interr	upt Poll Activ	'e					

# Pending Auxiliary Interrupt (PAI)

	7	6	5	4	3	2	1	0	Reset Value
SFR A5h	0	0	0	0	PAI3	PAI2	PAI1	PAI0	00h

PAI

Pending Auxiliary Interrupt Register. The results of this register can be used as an index to vector to the bits 3-0 appropriate interrupt routine. All of these interrupts vector through address 0033h.

PAI3	PAI2	PAI1	PAI0	AUXILIARY INTERRUPT STATUS
0	0	0	0	No Pending Auxiliary IRQ.
0	0	0	1	Reserved.
0	0	1	0	Analog Low Voltage Detect IRQ and Possible Lower Priority Pending.
0	0	1	1	I <sup>2</sup> C IRQ and Possible Lower Priority Pending.
0	1	0	0	Serial Bit Count Interrupt and Possible Lower Priority Pending.
0	1	0	1	Millisecond System Timer IRQ and Possible Lower Priority Pending.
0	1	1	0	ADC IRQ and Possible Lower Priority Pending.
0	1	1	1	Accumulator IRQ and Possible Lower Priority Pending.
1	0	0	0	Second System Timer IRQ and Possible Lower Priority Pending.



#### Auxiliary Interrupt Enable (AIE)

	7	6	5	4	3	2	1	0	Reset Value
SFR A6h	ESEC	ESUM	EADC	EMSEC	EI2C	ECNT	EALV	0	00h

Interrupts are enabled by EICON.4 (SFR D8h). The other interrupts are controlled by the IE and EIE registers.

# ESEC Enable Second System Timer Interrupt (lowest priority auxiliary interrupt).

bit 7 Write: Set mask bit for this interrupt; 0 = masked, 1 = enabled. Read: **Second Timer Interrupt** mask.

#### ESUM Enable Summation Interrupt.

bit 6 Write: Set mask bit for this interrupt; 0 = masked, 1 = enabled. Read: **Summation Interrupt** mask.

#### EADC Enable ADC Interrupt.

bit 5 Write: Set mask bit for this interrupt; 0 = masked, 1 = enabled. Read: **ADC Interrupt** mask.

# EMSEC Enable Millisecond System Timer Interrupt.

bit 4 Write: Set mask bit for this interrupt; 0 = masked, 1 = enabled. Read: **Millisecond System Timer Interrupt** mask.

#### ESPIT Enable I<sup>2</sup>C Start/Stop Bit.

bit 3 Write: Set mask bit for this interrupt; 0 = masked, 1 = enabled. Read: I<sup>2</sup>C Start/Stop Bit mask.

#### ECNT Enable Serial Bit Count Interrupt.

bit 2 Write: Set mask bit for this interrupt; 0 = masked, 1 = enabled. Read: Serial Bit Count Interrupt mask.

#### EALV Enable Analog Low Voltage Interrupt.

bit 1 Write: Set mask bit for this interrupt; 0 = masked, 1 = enabled. Read: Analog Low Voltage Detect Interrupt mask.

# Auxiliary Interrupt Status Register (AISTAT)

	7	6	5	4	3	2	1	0	Reset Value		
SFR A6h	SEC	SUM	ADC	MSEC	I2C	CNT	ALVD	0	00h		
SEC	Second System Timer Interrupt Status Flag (lowest priority Al).										
bit 7	0: SEC interrupt cleared or masked.										
	1: SEC Interrupt active (it is cleared by reading SECINT, SFR F9h).										
SUM	Summation	Summation Register Interrupt Status Flag.									
bit 6	0: SUM inter	rupt cleared or	masked.								
	1: SUM interrupt active (it is cleared by reading the lowest byte of SUMR0, SFR E2h).										
ADC	ADC Interru	pt Status Flag									
bit 5	0: ADC interrupt cleared or masked.										
	1: ADC interrupt active (it is cleared by reading the lowest byte of ADRESL, SFR D9h; if active, no new data w written to the ADC Results registers).						ew data will be				
MSEC	Millisecond	System Timer	Interrupt S	tatus Flag.							
bit 4	0: MSEC interrupt cleared or masked.										
	1: MSEC inte	1: MSEC interrupt active (it is cleared by reading MSINT, SFR FAh).									
I2C	I <sup>2</sup> C Start/Sto	op Interrupt Sta	atus Flag.								
bit 3	0: I <sup>2</sup> C Start/stop interrupt cleared or masked.										
	1: I <sup>2</sup> C Start/s	stop interrupt ac	tive (it is cle	ared by writin	ng to I2CDA	TA, SFR 9B	h).				
CNT	CNT Interru	pt Status Flag.									
bit 2	0: CNT Interrupt cleared or masked.										
	1: CNT Interrupt active (it is cleared by reading from or writing to SPIDATA/I2CDATA, SFR 9Bh).										
ALVD	Analog Low	Voltage Detec	t Interrupt	Status Flag.							
bit 1	0: ALVD Inte	rrupt cleared or	masked.								
	1: ALVD Interrupt active (cleared in HW if AV <sub>DD</sub> exceeds ALVD threshold).										

NOTE: If an interrupt is masked, the status can be read in AIPOL (SFR A4h).



# Interrupt Enable (IE)

	7	6	5	4	3	2	1	0	Reset Value			
SFR A8h	EA	0	0	ES0	ET1	EX1	ET0	EX0	00h			
EA	Global Intern	Global Interrupt Enable. This bit controls the global masking of all interrupts except those in AIE (SFR A6h).										
oit 7	0: Disable interrupt sources. This bit overrides individual interrupt mask settings for this register.											
	1: Enable all individual interrupt masks. Individual interrupts in this register will occur if enabled.											
ES0	Enable Seria	Enable Serial port 0 Interrupt. This bit controls the masking of the serial Port 0 interrupt.										
oit 4	0: Disable all	serial Port 0 int	terrupts.									
	1: Enable interrupt requests generated by the RI_0 (SCON0.0, SFR 98h) or TI_0 (SCON0.1, SFR 98h) flags.											
ET1	Enable Time	Enable Timer 1 Interrupt. This bit controls the masking of the Timer 1 interrupt.										
bit 3 0: Disable Timer 1 interrupt.												
	1: Enable interrupt requests generated by the TF1 flag (TCON.7, SFR 88h).											
EX1	Enable Exte	rnal Interrupt 1	. This bit co	ntrols the m	asking of ex	ternal interr	upt 1.					
oit 2	0: Disable external interrupt 1.											
	1: Enable interrupt requests generated by the INT1 pin.											
ET0	Enable Time	er 0 Interrupt. ⊤	his bit contro	ols the masł	king of the Ti	imer 0 interr	upt.					
oit 1	0: Disable all	Timer 0 interru	pts.									
	1: Enable inte	errupt requests	generated b	y the TF0 fla	ag (TCON.5	, SFR 88h).						
EX0	Enable External Interrupt 0. This bit controls the masking of external interrupt 0.											
oit 0		ternal interrupt			-							
-	1: Enable inte	errupt requests	generated b	y the INTO p	oin.							



# Port 1 Data Direction Low Register (P1DDRL)

	7	6	5	4	3	2	1	0	Reset Value
SFR AEh	P13H	P13L	P12H	P12L	P11H	P11L	P10H	P10L	00h

#### P1.3 Port 1 bit 3 control.

bits 7-6

P13H	P13L	
0	0	Standard 8051
0	1	CMOS Output
1	0	Open Drain Output
1	1	Input

#### P1.2 Port 1 bit 2 control.

bits 5-4

P12H	P12L	
0	0	Standard 8051
0	1	CMOS Output
1	0	Open Drain Output
1	1	Input

#### Port 1 bit 1 control. P1.1

bits 3-2

P11H	P11L	
0	0	Standard 8051
0	1	CMOS Output
1	0	Open Drain Output
1	1	Input

#### P1.0 Port 1 bit 0 control.

bits 1-0

P10H	P10L	
0	0	Standard 8051
0	1	CMOS Output
1	0	Open Drain Output
1	1	Input



# Port 1 Data Direction High Register (P1DDRH)

	7	6	5	4	3	2	1	0	Reset Value
SFR AFh	P17H	P17L	P16H	P16L	P15H	P15L	P14H	P14L	00h

#### P1.7 Port 1 bit 7 control.

bits 7–6

P17H	P17L	
0	0	Standard 8051
0	1	CMOS Output
1	0	Open Drain Output
1	1	Input

#### P1.6 Port 1 bit 6 control.

bits 5-4

P16H	P16L	
0	0	Standard 8051
0	1	CMOS Output
1	0	Open Drain Output
1	1	Input

#### P1.5 Port 1 bit 5 control.

bits 3-2

P15H	P15L	
0	0	Standard 8051
0	1	CMOS Output
1	0	Open Drain Output

Input

1

### P1.4 Port 1 bit 4 control.

1

bits 1-0

P14H	P14L	
0	0	Standard 8051
0	1	CMOS Output
1	0	Open Drain Output
1	1	Input



#### Port 3 (P3)

	7	6	5	4	3	2	1	0	Reset Value
SFR B0h	P3.7	P3.6 SCK/SCL/CLKS	P3.5 T1	P3.4 T0	P3.3 INT1	P3.2 INT0	P3.1 TXD0	P3.0 RXD0	FFh

P3.7-0General-Purpose I/O Port 3. This register functions as a general-purpose I/O port. In addition, all the pins have an<br/>alternative function listed below. Each of the functions is controlled by several other SFRs. The associated Port 3<br/>latch bit must contain a logic '1' before the pin can be used in its alternate function capacity.

SCK/SCL/CLKS Clock Source Select. Refer to PASEL (SFR F2h).

bit 6

<b>T1</b> bit 5	Timer/Counter 1 External Input. A 1 to 0 transition on this pin will increment Timer 1.
<b>T0</b> bit 4	Timer/Counter 0 External Input. A 1 to 0 transition on this pin will increment Timer 0.
INT1 bit 3	External Interrupt 1. A falling edge/low level on this pin will cause an external interrupt 1 if enabled.
INTO bit 2	External Interrupt 0. A falling edge/low level on this pin will cause an external interrupt 0 if enabled.
<b>TXD0</b> bit 1	<b>Serial Port 0 Transmit.</b> This pin transmits the serial Port 0 data in serial port modes 1, 2, 3, and emits the synchronizing clock in serial port mode 0.

**RXD0** Serial Port 0 Receive. This pin receives the serial Port 0 data in serial port modes 1, 2, 3, and is a bidirectional data transfer pin in serial port mode 0.



# Port 3 Data Direction Low Register (P3DDRL)

	7	6	5	4	3	2	1	0	Reset Value
SFR B3h	P33H	P33L	P32H	P32L	P31H	P31L	P30H	P30L	00h

#### P3.3 Port 3 bit 3 control.

bits 7-6

P33H	P33L	
0	0	Standard 8051
0	1	CMOS Output
1	0	Open Drain Output
1	1	Input

#### P3.2 Port 3 bit 2 control.

bits 5-4

P32H	P32L	
0	0	Standard 8051
0	1	CMOS Output
1	0	Open Drain Output
1	1	Input

#### P3.1 Port 3 bit 1 control.

bits 3-2

P31H	P31L	
0	0	Standard 8051
0	1	CMOS Output
1	0	Open Drain Output
1	1	Input

## P3.0 Port 3 bit 0 control.

bits 1-0

P30H	P30L	
0	0	Standard 8051
0	1	CMOS Output
1	0	Open Drain Output
1	1	Input



#### Port 3 Data Direction High Register (P3DDRH)

[		7	6	5	4	3	2	1	0	Reset Value
	SFR B4h	P37H	P37L	P36H	P36L	P35H	P35L	P34H	P34L	00h

#### P3.7 Port 3 bit 7 control.

bits 7-6

P37H	P37L	
0	0	Standard 8051
0	1	CMOS Output
1	0	Open Drain Output
1	1	Input

NOTE: Port 3.7 also controlled by EA and Memory Access Control HCR1.1.

#### P3.6

# Port 3 bit 6 control.

bits 5-4

P36H	P36L	
0	0	Standard 8051
0	1	CMOS Output
1	0	Open Drain Output
1	1	Input

NOTE: Port 3.6 also controlled by EA and Memory Access Control HCR1.1.

#### P3.5 Port 3 bit 5 control.

bits 3-2

P35H	P35L	
0	0	Standard 8051
0	1	CMOS Output
1	0	Open Drain Output
1	1	Input

#### P3.4 Port 3 bit 4 control.

bits 1-0

P34H	P34L	
0	0	Standard 8051
0	1	CMOS Output
1	0	Open Drain Output
1	1	Input



### **IDAC Register**

	7	6	5	4	3	2	1	0	Reset Value
SFR B5h									00h

#### IDAC IDAC Register.

bits 7–0 IDAC<sub>OUT</sub> = IDAC • 3.8µA (~1mA full-scale). Setting (PDCON.PDIDAC) will shut down IDAC and float the IDAC pin.

#### **Interrupt Priority (IP)**

	7	6	5	4	3	2	1	0	Reset Value
SFR B8h	1	0	0	PS0	PT1	PX1	PT0	PX0	80h
PS0 Serial Port 0 Interrupt. This bit controls the priority of the serial Port 0 interrupt.									

bit 4	<ul> <li>0 = Serial Port 0 priority is determined by the natural priority order.</li> <li>1 = Serial Port 0 is a high priority interrupt.</li> </ul>
PT1 bit 3	<ul> <li>Timer 1 Interrupt. This bit controls the priority of the Timer 1 interrupt.</li> <li>0 = Timer 1 priority is determined by the natural priority order.</li> <li>1 = Timer 1 priority is a high priority interrupt.</li> </ul>
<b>PX1</b> bit 2	<ul> <li>External Interrupt 1. This bit controls the priority of external interrupt 1.</li> <li>0 = External interrupt 1 priority is determined by the natural priority order.</li> <li>1 = External interrupt 1 is a high priority interrupt.</li> </ul>
<b>PT0</b> bit 1	<ul> <li>Timer 0 Interrupt. This bit controls the priority of the Timer 0 interrupt.</li> <li>0 = Timer 0 priority is determined by the natural priority order.</li> <li>1 = Timer 0 priority is a high priority interrupt.</li> </ul>
<b>PX0</b> bit 0	<ul> <li>External Interrupt 0. This bit controls the priority of external interrupt 0.</li> <li>0 = External interrupt 0 priority is determined by the natural priority order.</li> <li>1 = External interrupt 0 is a high priority interrupt.</li> </ul>

### Enable Wake Up (EWU) Waking Up from IDLE Mode

	7	6	5	4	3	2	1	0	Reset Value
SFR C6h	_	_	_	—	_	EWUWDT	EWUEX1	EWUEX0	00h

Auxiliary interrupts will wake up from IDLE. They are enabled with EAI (EICON.5).

EWUWDT bit 2	<ul> <li>Enable Wake Up Watchdog Timer. Wake using watchdog timer interrupt.</li> <li>0 = Do not wake up on watchdog timer interrupt.</li> <li>1 = Wake up on watchdog timer interrupt.</li> </ul>
EWUEX1 bit 1	<ul> <li>Enable Wake Up External 1. Wake using external interrupt source 1.</li> <li>0 = Do not wake up on external interrupt source 1.</li> <li>1 = Wake up on external interrupt source 1.</li> </ul>
EWUEX0 bit 0	<ul> <li>Enable Wake Up External 0. Wake using external interrupt source 0.</li> <li>0 = Do not wake up on external interrupt source 0.</li> <li>1 = Wake up on external interrupt source 0.</li> </ul>

# System Clock Divider Register (SYSCLK)

	7	6	5	4	3	2	1	0	Reset Value
SFR C7h	0	0	DIVMOD1	DIVMOD0	0	DIV2	DIV1	DIV0	00h

# DIVMOD1-0 Clock Divide Mode

bits 5–4 Write:

DIVMOD	DIVIDE MODE
00	Normal mode (default, no divide).
01	Immediate mode: start divide immediately; return to Normal mode on IDLE wakeup condition or Normal mode write.
10	Delay mode: same as Immediate mode, except that the mode changes with the millisecond interrupt (MSINT). If MSINT is enabled, the divide will start on the next MSINT and return to normal mode on the following MSINT. If MSINT is not enabled, the divide will start on the next MSINT condition (even if masked) but will not leave the divide mode until the MSINT counter overflows, which follows a wakeup condition. Can exit on Normal mode write.
11	Manual mode: start divide immediately; exit mode only on write to DIVMOD.

#### Read:

DIVMOD	DIVISION MODE STATUS
00	No divide
01	Divider is in Immediate mode
10	Divider is in Delay mode
11	Medium mode

#### DIV2–0 Divide Mode

bit 2–0

DIV	DIVISOR	
000	Divide by 2 (default)	fCLK = fSYS/2
001	Divide by 4	fCLK = fSYS/4
010	Divide by 8	fCLK = fSYS/8
011	Divide by 16	fCLK = fSYS/16
100	Divide by 32	f <sub>CLK</sub> = f <sub>SYS</sub> /32
101	Divide by 1024	fCLK = fSYS/1024
110	Divide by 2048	fCLK = fSYS/2048
111	Divide by 4096	fCLK = fSYS/4096

#### TEXAS INSTRUMENTS www.ti.com

SBAS317B - APRIL 2004 - REVISED JANUARY 2005

## **Program Status Word (PSW)**

	7	6	5	4	3	2	1	0	Reset Value
SFR D0h	CY	AC	F0	RS1	RS0	OV	F1	Р	00h

**CY Carry Flag.** This bit is set when the last arithmetic operation resulted in a carry (during addition) or a borrow (during bit 7 subtraction). Otherwise it is cleared to 0 by all arithmetic operations.

AC Auxiliary Carry Flag. This bit is set to 1 if the last arithmetic operation resulted in a carry into (during addition), or a borrow (during subtraction) from the high order nibble. Otherwise it is cleared to 0 by all arithmetic operations.

F0 User Flag 0. This is a bit-addressable, general-purpose flag for software control.

bit 5

RS1, RS0 Register Bank Select 1–0. These bits select which register bank is addressed during register accesses.

bits 4-3

RS1	RS0	REGISTER BANK	ADDRESS
0	0	0	00h – 07h
0	1	1	08h – 0Fh
1	0	2	10h – 17h
1	1	3	18h – 1Fh

**OV Overflow Flag.** This bit is set to 1 if the last arithmetic operation resulted in a carry (addition), borrow (subtraction), bit 2 or overflow (multiply or divide). Otherwise it is cleared to 0 by all arithmetic operations.

F1 User Flag 1. This is a bit-addressable, general-purpose flag for software control.

bit 1

P Parity Flag. This bit is set to 1 if the modulo-2 sum of the 8 bits of the accumulator is 1 (odd parity); and cleared to 0 on even parity.

#### ADC Offset Calibration Register Low Byte (OCL)

	7	6	5	4	3	2	1	0	Reset Value
SFR D1h								LSB	00h

Both the MSC1201 and MSC1202 support 24-bit calibration values.

**OCL ADC Offset Calibration Register Low Byte.** This is the low byte of the 24-bit word that contains the ADC offset calibration. A value that is written to this location will set the ADC offset calibration value.

#### ADC Offset Calibration Register Middle Byte (OCM)

	7	6	5	4	3	2	1	0	Reset Value
SFR D2h									00h

Both the MSC1201 and MSC1202 support 24-bit calibration values.

**OCM ADC Offset Calibration Register Middle Byte.** This is the middle byte of the 24-bit word that contains the ADC offset bits 7–0 calibration. A value that is written to this location will set the ADC offset calibration value.

#### ADC Offset Calibration Register High Byte (OCH)

	7	6	5	4	3	2	1	0	Reset Value
SFR D3h	MSB								00h

Both the MSC1201 and MSC1202 support 24-bit calibration values.

**OCH ADC Offset Calibration Register High Byte.** This is the high byte of the 24-bit word that contains the ADC offset calibration. A value that is written to this location will set the ADC offset calibration value.

#### ADC Gain Calibration Register Low Byte (GCL)

	7	6	5	4	3	2	1	0	Reset Value
SFR D4h								LSB	5Ah

Both the MSC1201 and MSC1202 support 24-bit calibration values.

**GCL** ADC Gain Calibration Register Low Byte. This is the low byte of the 24-bit word that contains the ADC gain bits 7–0 calibration. A value that is written to this location will set the ADC gain calibration value.

#### ADC Gain Calibration Register Middle Byte (GCM)

	7	6	5	4	3	2	1	0	Reset Value
SFR D5h									ECh

Both the MSC1201 and MSC1202 support 24-bit calibration values.

**GCM** ADC Gain Calibration Register Middle Byte. This is the middle byte of the 24-bit word that contains the ADC gain calibration. A value that is written to this location will set the ADC gain calibration value.

#### ADC Gain Calibration Register High Byte (GCH)

	7	6	5	4	3	2	1	0	Reset Value
SFR D6h	MSB								5Fh

Both the MSC1201 and MSC1202 support 24-bit calibration values.

GCHADC Gain Calibration Register High Byte. This is the high byte of the 24-bit word that contains the ADC gain<br/>calibration. A value that is written to this location will set the ADC gain calibration value.



# ADC Input Multiplexer Register (ADMUX)

	7	6	5	4	3	2	1	0	Reset Value
SFR D7h	INP3	INP2	INP1	INP0	INN3	INN2	INN1	INN0	01h

#### INP3-0 Input Multiplexer Positive Input. This selects the positive signal input.

bits 7-4

INP3	INP2	INP1	INP0	POSITIVE INPUT
0	0	0	0	AIN0 (default)
0	0	0	1	AIN1
0	0	1	0	AIN2
0	0	1	1	AIN3
0	1	0	0	AIN4
0	1	0	1	AIN5
0	1	1	0	REFIN-
0	1	1	1	REFIN-
1	0	0	0	AINCOM
1	1	1	1	Temperature Sensor (requires ADMUX = FFh)

#### **INN3–0** Input Multiplexer Negative Input. This selects the negative signal input.

bits 3-0

INN3	INN2	INN1	INN0	NEGATIVE INPUT
0	0	0	0	AINO
0	0	0	1	AIN1 (default)
0	0	1	0	AIN2
0	0	1	1	AIN3
0	1	0	0	AIN4
0	1	0	1	AIN5
0	1	1	0	REFIN-
0	1	1	1	REFIN-
1	0	0	0	AINCOM
1	1	1	1	Temperature Sensor (requires ADMUX = FFh)



#### Enable Interrupt Control (EICON)

	7	6	5	4	3	2	1	0	Reset Value
SFR D8h	0	1	EAI	AI	WDTI	0	0	0	40h

**EAI** Enable Auxiliary Interrupt. The Auxiliary Interrupt accesses nine different interrupts which are masked and identified by SFR registers PAI (SFR A5h), AIE (SFR A6h), and AISTAT (SFR A7h).

0 = Auxiliary Interrupt disabled (default).

1 = Auxiliary Interrupt enabled.

Al Auxiliary Interrupt Flag. Al must be cleared by software before exiting the interrupt service routine, after the source of the interrupt is cleared. Otherwise, the interrupt occurs again. Setting Al in software generates an Auxiliary Interrupt, if enabled.

0 = No Auxiliary Interrupt detected (default).

1 = Auxiliary Interrupt detected.

WDTIWatchdog Timer Interrupt Flag. WDTI must be cleared by software before exiting the interrupt service routine.bit 3Otherwise, the interrupt occurs again. Setting WDTI in software generates a watchdog time interrupt, if enabled. The<br/>Watchdog timer can generate an interrupt or reset. The interrupt is available only if the reset action is disabled in<br/>HCR0.

0 = No Watchdog Timer Interrupt Detected (default).

1 = Watchdog Timer Interrupt Detected.

#### ADC Results Register Low Byte (ADRESL)

	7	6	5	4	3	2	1	0	Reset Value
SFR D9h								LSB	00h

ADRESL The ADC Results Low Byte. This is the low byte of the ADC results.

bits 7–0 Reading from this register clears the ADC interrupt; however, AI in EICON (SFR D8) must also be cleared.

#### ADC Results Register Middle Byte (ADRESM)

	7	6	5	4	3	2	1	0	Reset Value
SFR DAh									00h

ADRESM The ADC Results Middle Byte. This is the middle byte of the ADC results for the MSC1201 and the most significant byte for the MSC1202.

bits 7–0

#### ADC Results Register High Byte (ADRESH)

	7	6	5	4	3	2	1	0	Reset Value
SFR DBh	MSB								00h

**ADRESH** The ADC Results High Byte. This is the high byte and most significant byte of the ADC results for the MSC1201.

bits 7–0 This is a sign-extended (Bipolar mode) or zero-padded (Unipolar mode) byte for the MSC1202 (that is, all 0s for positive ADC or unipolar results and all 1s for negative ADC results).



# ADC Control Register 0 (ADCON0)

		7	6	5		4	3	2	1	0	Reset Value
SFR DCh		_	BOD	EVR	F	VREFH	EBUF	PGA2	PGA1	PGA0	30h
BOD bit 6	current must be 0 = Bur	source e enable nout Cu	to the ned). Irrent Sc		annel.	If the chann	ositive curren nel is open ci				l a negative Il-scale (buffer
EVREF	Enable	Interna	l Voltad	e Referenc	e. If a	an external v	oltage is used	d, the interna	l voltage refe	rence shoul	d be disabled.
bit 5			-			xternal refer	-	.,	. renage rere		
Site			•				nat REFIN- r	nust he conr	nected to AG	ND	
	1 – 1110		lage re		(ucit					ND.	
VREFH bit 4	0 = REF	FOUT/F	REF IN+	<b>gh Select.</b> is 1.25V. is 2.5V (de			ge reference	e can be sele	cted to be 2	.5V or 1.25`	V.
EBUF bit 3	dissipat 0 = Buff	es mor er disal	e power bled (de	fault).		r to provide I to AV <sub>DD</sub> – 1		mpedance k	out limits the	input voltaç	ge range and
PGA2-0	Progra	mmable	e Gain A	molifier. S	ets th	ne gain for th	ne PGA from	1 to 128			
bits 2–0	riegia		o ouiir,		.010 11	io gain for a		1 10 1201			
	PGA2	PGA1	PGA0	GAIN							
	0	0	0	1 (default)							
	0	0	1	2							
	0	1	0	4							
	0	1	1	8							
	1	0	0	16							
	1	0	1	32							
	1	1	0	64							
	1	1	1	128							



# ADC Control Register 1 (ADCON1)

	7	6	5	4	3	2	1	0	Reset Value
SFR DDh	OF_UF	POL	SM1	SM0	—	CAL2	CAL1	CAL0	00h

**OF\_UF Overflow/Underflow.** If this bit is set, the data in the Summation register is invalid; either an overflow or underflow bit 6 occurred. This bit is cleared by writing a '0' to it.

POL Polarity. Polarity of the ADC result and Summation register.

bit 6

0 = Bipolar. 1 = Unipolar.

		DIGITAL	OUTPUT
POL	ANALOG INPUT	MSC1201	MSC1202 <sup>(1)</sup>
	+FSR	0x7FFFFF	0x7FFF
0	ZERO	0x000000	0x0000
	-FSR	0x800000	0x8000
	+FSR	0xFFFFFF	0xFFFF
1	ZERO	0x000000	0x0000
	-FSR	0x000000	0x0000

(1) The MSC1202 ADC result is sign-extended into ADRESH.

# **SM1–0** Settling Mode. Selects the type of filter or auto select which defines the digital filter settling characteristics. bits 5–4

SM1	SM0	SETTLING MODE
0	0	Auto
0	1	Fast Settling Filter
1	0	Sinc <sup>2</sup> Filter
1	1	Sinc <sup>3</sup> Filter

#### CAL2–0 Calibration Mode Control Bits. Writing to this register initiates calibration.

bits 2–0

CAL2	CAL1	CAL0	CALIBRATION MODE
0	0	0	No Calibration (default)
0	0	1	Self-Calibration, Offset and Gain
0	1	0	Self-Calibration, Offset only
0	1	1	Self-Calibration, Gain only
1	0	0	System Calibration, Offset only (requires external connection)
1	0	1	System Calibration, Gain only (requires external connection)
1	1	0	Reserved
1	1	1	Reserved

NOTE: Read value-000<sub>B</sub>.

#### TEXAS INSTRUMENTS www.ti.com

#### ADC Control Register 2 (ADCON2)

	7	6	5	4	3	2	1	0	Reset Value
SFR DEh	DR7	DR6	DR5	DR4	DR3	DR2	DR1	DR0	1Bh

DR7–0 Decimation Ratio LSB (refer to ADCON3, SFR DFh).

bits 7-0

#### **ADC Control Register 3 (ADCON3)**

	7	6	5	4	3	2	1	0	Reset Value
SFR DFh	—	—	—	—	—	DR10	DR9	DR8	06h

# DR10–8 Decimation Ratio Most Significant 3 Bits.

bits 2–0	The ADC output data rate is:	f <sub>MOD</sub>	where f =	f <sub>CLK</sub>
5110 2 0	The ADC output data rate is:	Decimation Ratio	MOD	(ACLK+1) · 64

#### Accumulator (A or ACC)

	7	6	5	4	3	2	1	0	Reset Value
SFR E0h	ACC.7	ACC.6	ACC.5	ACC.4	ACC.3	ACC.2	ACC.1	ACC.0	00h

ACC.7–0 Accumulator. This register serves as the accumulator for arithmetic and logic operations.

bits 7-0



### Summation/Shifter Control (SSCON)

	7	6	5	4	3	2	1	0	Reset Value
SFR E1h	SSCON1	SSCON0	SCNT2	SCNT1	SCNT0	SHF2	SHF1	SHF0	00h

The Summation register is powered down when the ADC is powered down. If all zeroes are written to this register the 32-bit SUMR3–0 registers will be cleared. The Summation registers will do sign extend if Bipolar Mode is selected in ADCON1.

### SSCON1-0 Summation/Shift Count.

bits 7-6

SSCON1	SSCON0	SCNT2	SCNT1	SCNT0	SHF2	SHF1	SHF0	DESCRIPTION
0	0	0	0	0	0	0	0	Clear Summation Register
0	0	0	1	0	0	0	0	CPU Summation on Write to SUMR0 (sum count/shift ignored)
0	0	1	0	0	0	0	0	CPU Subtraction on Write to SUMR0 (sum count/shift ignored)
1	0	х	х	х	Note (1)	Note (1)	Note (1)	CPU Shift only
0	1	Note (1)	Note (1)	Note (1)	х	х	х	ADC Summation only
1	1	Note (1)	ADC Summation completes then shift completes					

(1) Refer to register bit definition.

**SCNT2-0 Summation Count.** When the summation is complete an interrupt will be generated unless masked. Reading the SUMR0 register clears the interrupt.

SCNT2	SCNT1	SCNT0	SUMMATION COUNT
0	0	0	2
0	0	1	4
0	1	0	8
0	1	1	16
1	0	0	32
1	0	1	64
1	1	0	128
1	1	1	256

#### SHF2–0 Shift Count.

bits 2-0

SHF2	SHF1	SHF0	SHIFT	DIVIDE
0	0	0	1	2
0	0	1	2	4
0	1	0	3	8
0	1	1	4	16
1	0	0	5	32
1	0	1	6	64
1	1	0	7	128
1	1	1	8	256

#### TEXAS INSTRUMENTS www.ti.com

#### Summation Register 0 (SUMR0)

1		7	6	5	4	3	2	1	0	Reset Value
	SFR E2h								LSB	00h

SUMR0Summation Register 0. This is the least significant byte of the 32-bit summation register or bits 0 to 7.bits 7-0Write: Will cause values in SUMR3-0 to be added to the summation register.

Read: Will clear the Summation Interrupt.

### Summation Register 1 (SUMR1)

	7	6	5	4	3	2	1	0	Reset Value
SFR E3h									00h

**SUMR1** Summation Register 1. This is the most significant byte of the lowest 16 bits of the summation register or bits 8–15. bits 7–0

#### Summation Register 2 (SUMR2)

	7	6	5	4	3	2	1	0	Reset Value
SFR E4h									00h

**SUMR2** Summation Register 2. This is the most significant byte of the lowest 24 bits of the summation register or bits 16–23. bits 7–0

#### Summation Register 3 (SUMR3)

	7	6	5	4	3	2	1	0	Reset Value
SFR E5h	MSB								00h

**SUMR3** Summation Register 3. This is the most significant byte of the 32-bit summation register or bits 24–31. bits 7–0

### Offset DAC Register (ODAC)

	7	6	5	4	3	2	1	0	Reset Value
SFR E6h									00h

**ODAC Offset DAC Register.** This register will shift the input by up to half of the ADC full-scale input range. The Offset DAC bits 7–0 value is summed into the ADC prior to conversion. Writing 00h or 80h to ODAC turns off the Offset DAC.

bit 7 Offset DAC Sign Bit.

0 = Positive

1 = Negative

bit 6–0 Offset = 
$$\frac{-V_{\text{REF}}}{2 \cdot \text{PGA}} \cdot \left(\frac{\text{ODAC [6:0]}}{127}\right) \cdot (-1)^{\text{bit7}}$$

bit 7



SBAS317B - APRIL 2004 - REVISED JANUARY 2005

### Low Voltage Detect Control (LVDCON)

	7	6	5	4	3	2	1	0	Reset Value
SFR E7h	ALVDIS	0	0	0	1	1	1	1	8Fh

#### ALVDIS Analog Low Voltage Detect Disable.

- 0 = Enable Detection of Low Analog Supply Voltage (ALVD flag and interrupt are set when  $AV_{DD} < 2.8V$ ).
  - 1 = Disable Detection of Low Analog Supply Voltage.

#### Extended Interrupt Enable (EIE)

	7	6	5	4	3	2	1	0	Reset Value
SFR E8h	1	1	1	EWDI	EX5	EX4	EX3	EX2	E0h
EWDI bit 4	Enable Watch the WDTCON 0 = Disable the 1 = Enable Inte	(SFR FFh) a e Watchdog I	nd PDCON nterrupt	(SFR F1h) re	egisters.	C C	pt. The Wat	chdog timei	r is enabled by
EX5	External Inter	rupt 5 Enab	<b>le.</b> This bit e	enables/disab	oles externa	l interrupt 5.			
oit 3	0 = Disable Ex	-				•			
	1 = Enable Ext	ternal Interru	pt 5						
<b>EX4</b> bit 2	External Inter 0 = Disable Ex 1 = Enable Ext	ternal Interru	ipt 4	enables/disat	les externa	l interrupt 4.			
EX3	External Inter	rupt 3 Enab	<b>le.</b> This bit e	enables/disab	les externa	l interrupt 3.			
oit 1	0 = Disable Ex	ternal Interru	ipt 3						
	1 = Enable Ext	ternal Interru	pt 3						
<b>EX2</b> bit 0	<b>External Inter</b> 0 = Disable Ex 1 = Enable Ext	ternal Interru	ipt 2	enables/disab	les externa	l interrupt 2.			

### Hardware Product Code Register 0 (HWPC0) (read-only)

	7	6	5	4	3	2	1	0	Reset Value
SFR E9h	0	0	0	0	0	0	DEVICE	MEMORY	0000_00xxb

#### HWPC0.7-0 Hardware Product Code LSB. Read-only.

bits 7-0

DEVICE	MEMORY	MODEL	FLASH MEMORY
0	0	MSC1201Y2	4kB
0	1	MSC1201Y3	8kB
1	0	MSC1202Y2	4kB
1	1	MSC1202Y3	8kB

### Hardware Product Code Register 1 (HWPC1) (read-only)

	7	6	5	4	3	2	1	0	Reset Value
SFR EAh	0	0	1	0	0	0	0	0	20h

#### HWPC1.7-0 Hardware Product Code MSB. Read-only.

bits 7-0



#### Hardware Version Register (HWVER)

Γ		7	6	5	4	3	2	1	0	Reset Value
Γ	SFR EBh									

#### Flash Memory Control (FMCON)

			-			-		-	
	7	6	5	4	3	2	1	0	Reset Value
SFR EEh	0	PGERA	0	FRCM	0	BUSY	1	0	02h

PGERA Page Erase. Available in both user and program modes.

bit 6 0 = Disable Page Erase Mode 1 = Enable Page Erase Mode

FRCM Frequency Control Mode. The bypass is only used for slow clocks to save power.

bit 4 0 = Bypass (default)

1 = Use Delay Line. Saves power (recommended).

#### BUSY Write/Erase BUSY Signal.

bit 2 0 = Idle or Available

1 = Busy

#### Flash Memory Timing Control Register (FTCON)

	7	6	5	4	3	2	1	0	Reset Value
SFR EFh	FER3	FER2	FER1	FER0	FWR3	FWR2	FWR1	FWR0	A5h

Refer to Flash Timing Characteristics

**FER3–0** Set Erase. Flash Erase Time =  $(1 + FER) \cdot (MSEC + 1) \cdot t_{CLK}$ .

bits 7–4 11ms industrial temperature range. 5ms commercial temperature range.

**FWR3–0** Set Write. Set Flash Write Time =  $(1 + FWR) \cdot (USEC + 1) \cdot 5 \cdot t_{CLK}$ .

bits 3–0 30µs to 40µs.

# B Register (B)

	7	6	5	4	3	2	1	0	Reset Value
SFR F0h									00h

**B.7–0 B Register.** This register serves as a second accumulator for certain arithmetic operations.

bits 7-0



# Power-Down Control Register (PDCON)

	7	6	5	4	3	2	1	0	Reset Value
SFR F1h	PDICLK	PDIDAC	PDI2C	0	PDADC	PDWDT	PDST	PDSPI	6Fh
Furning per	ipheral module	s off puts the	e MSC1201	/02 in the	owest powe	r mode.			
PDICLK	Internal Clock	c Control.							
oit 6	0 = Internal Os	scillator and F	PLL On (Inte	rnal Oscilla	tor or PLL mo	ode)			
	1 = Internal Os					,			
PDIDAC	IDAC Control	_							
bit 6	0 = IDAC On	-							
	1 = IDAC Pow	er Down (def	ault)						
PDI2C	I2C Control.								
bit 5	$0 = I^2 C On (or$	lv when PDS	SPI = 1						
	$1 = I^2 C$ Power		,						
PDADC	ADC Control.								
bit 3	0 = ADC On								
JIL 3	0 = ADC OR 1 = ADC, V <sub>REF</sub>	and Summa	ation register	e are nowe	red down (de	afault)			
	$I = ADC, V_{REF}$	, and Summe	allon register	s are powe		flauit).			
PDWDT	Watchdog Tir	ner Control.							
oit 2	0 = Watchdog	Timer On							
	1 = Watchdog	Timer Power	Down (defa	ult)					
PDST	System Time	r Control.							
oit 1	0 = System Tir	mer On							
	1 = System Tir	mer Power D	own (default	)					
PDSPI	SPI System C	ontrol.							
oit O	0 = SPI Syster	m On							
	1 = SPI Syster	m Power Dov	vn (default)						



# **PSEN/ALE Select (PASEL)**

	7	6	5	4	3	2	1	0	Reset Value
SFR F2h	PSEN4	PSEN3	PSEN2	PSEN1	PSEN0	0	0	0	00h

#### **PSEN2–0 PSEN Mode Select.** Defines the output on P3.6 in User Application mode or Serial Flash Programming mode.

bits 7-3 00000: General-purpose I/O (default) 00001: SYSCLK 00011: Internal PSEN (refer to Figure 5 for timing) 00101: Internal ALE (refer to Figure 5 for timing) 00111: f<sub>OSC</sub> (buffered XIN oscillator clock) 01001: Memory WR (MOVX write) 01011: T0 Out (overflow)<sup>(1)</sup> 01101: T1 Out (overflow)<sup>(1)</sup> 01111: f<sub>MOD</sub><sup>(2)</sup> 10001: SYSCLK/2 (toggles on rising edge)<sup>(2)</sup> 10011: Internal PSEN/2(2) 10101: Internal ALE/2<sup>(2)</sup> 10111: f<sub>OSC</sub><sup>(2)</sup> 11001: Memory WR/2 (MOVX write)<sup>(2)</sup> 11011: T0 Out/2 (overflow)<sup>(2)</sup> 11101: T1 Out/2 (overflow)<sup>(2)</sup> 11111: f<sub>MOD</sub>/2<sup>(2)</sup>

(1) One period of these signals equal to t<sub>CLK</sub>.

(2) Duty cycle is 50%.

#### Phase Lock Loop Low Register (PLLL)

	7	6	5	4	3	2	1	0	Reset Value
SFR F4h	PLL7	PLL6	PLL5	PLL4	PLL3	PLL2	PLL1	PLL0	xxh

#### PLL7–0 PLL Counter Value Least Significant Bit.

bits 7–0 PLL Frequency = External Crystal Frequency • PLL9:0.



#### Phase Lock Loop High Register (PLLH)

	7	6	5	4	3	2	1	0	Reset Value
SFR F5h	CLKSTAT2	CLKSTAT1	CLKSTAT0	PLLLOCK	0	0	PLL9	PLL8	xxh

#### CLKSTAT2-0 Active Clock Status (read-only). Derived from HCR2 setting; refer to Table 3.

bits 7–5 000: Reserved 001: Reserved

- 010: Reserved
- 011: External Clock Mode

100: PLL High-Frequency (HF) Mode (must read PLLLOCK to determine active clock status)

101: PLL Low-Frequency (LF) Mode (must read PLLLOCK to determine active clock status)

- 110: Internal Oscillator High-Frequency (HF) Mode
- 111: Internal Oscillator Low-Frequency (LF) Mode

#### PLLLOCK PLL Lock Status and Status Enable.

bit 4

For Write (PLL Lock Status Enable):

#### 0 = No Effect

1 = Enable PLL Lock Detection (must wait 20ms before PLLLOCK read status is valid).

For Read (PLL Lock Status):

0 = PLL Not Locked (PLL may be inactive; refer to Table 3 for active clock mode)

1 = PLL Locked (PLL is active clock).

#### PLL9–8 PLL Counter Value Most Significant 2 Bits (refer to PLLL, SFR F4h).

bits 1-0

### Analog Clock (ACLK)

	7	6	5	4	3	2	1	0	Reset Value
SFR F6h	0	FREQ6	FREQ5	FREQ4	FREQ3	FREQ2	FREQ1	FREQ0	03h

**FREQ6–0** Clock Frequency – 1. This value + 1 divides the system clock to create the ADC clock.

bits 6-0

$$\begin{split} f_{ACLK} &= \frac{f_{CLK}}{ACLK + 1} \text{, where } f_{CLK} = \frac{f_{OSC}}{SYSCLK \text{ divider}} \\ f_{MOD} &= \frac{f_{ACLK}}{64} \end{split}$$

ADC Data Rate = 
$$f_{DATA} = \frac{T_{MOD}}{Decimation Ratio}$$

#### System Reset Register (SRST)

	7	6	5	4	3	2	1	0	Reset Value
SFR F7h	0	0	0	0	0	0	0	RSTREQ	00h

**RSTREQ** Reset Request. Setting this bit to 1 and then clearing to 0 will generate a system reset.

bit 0



# **Extended Interrupt Priority (EIP)**

	7	6	5	4	3	2	1	0	Reset Value
SFR F8h	1	1	1	PWDI	PX5	PX4	PX3	PX2	E0h
WDI	Watchdog Ir	nterrupt Prior	<b>ity.</b> This bit	controls the p	priority of the	e watchdog ir	nterrupt.		
it 4	0 = The watc	hdog interrup	t is low prio	rity.					
	1 = The watc	hdog interrup	t is high prio	ority.					
<b>Y</b> X5	External Inte	errupt 5 Prior	<b>ity.</b> This bit	controls the p	priority of ext	ternal interru	ot 5.		
it 3	0 = External	interrupt 5 is l	ow priority.						
	1 = External	interrupt 5 is h	nigh priority.						
<b>PX</b> 4	External Inte	errupt 4 Prior	<b>ity.</b> This bit	controls the p	riority of ext	ternal interru	ot 4.		
it 2	0 = External	interrupt 4 is I	ow priority.						
	1 = External	interrupt 4 is h	nigh priority.						
<b>YX3</b>	External Inte	errupt 3 Prior	<b>ity.</b> This bit	controls the p	riority of ext	ternal interru	ot 3.		
it 1	0 = External	interrupt 3 is I	ow priority.						
	1 = External	interrupt 3 is h	nigh priority.						
YX2	External Inte	errupt 2 Prior	<b>ity.</b> This bit	controls the p	riority of ext	ternal interru	ot 2.		
it O	0 = External	interrupt 2 is I	ow priority.						
	1 = External								

#### Seconds Timer Interrupt (SECINT)

		7	6	5	4	3	2	1	0	Reset Value
SFR F9h	V	VRT	SECINT6	SECINT5	SECINT4	SECINT3	SECINT2	SECINT1	SECINT0	7Fh

This system clock is divided by the value of the 16-bit register MSECH:MSECL. Then, that 1ms timer tick is divided by the register HMSEC which provides the 100ms signal used by this seconds timer. Therefore, this seconds timer can generate an interrupt which occurs from 100ms to 12.8 seconds. Reading this register will clear the Seconds Interrupt. This Interrupt can be monitored in the AIE register.

WRT Write Control. Determines whether to write the value immediately or wait until the current count is finished.bit 7 Read = 0.

0 = Delay Write Operation. The SEC value is loaded when the current count expires.

1 = Write Immediately. The counter is loaded once the CPU completes the write operation.

SECINT6-0 Seconds Count. Normal operation would use 100ms as the clock interval.

bits 6–0 Seconds Interrupt =  $(1 + SEC) \cdot (HMSEC + 1) \cdot (MSEC + 1) \cdot t_{CLK}$ .



#### Milliseconds Interrupt (MSINT)

	7	6	5	4	3	2	1	0	Reset Value
SFR FAh	WRT	MSINT6	MSINT5	MSINT4	MSINT3	MSINT2	MSINT1	MSINT0	7Fh

The clock used for this timer is the 1ms clock which results from dividing the system clock by the values in registers MSECH:MSECL. Reading this register is necessary for clearing the interrupt; however, AI in EICON (SFR D8h) must also be cleared.

WRT Write Control. Determines whether to write the value immediately or wait until the current count is finished.bit 7 Read = 0.

0 = Delay Write Operation. The MSINT value is loaded when the current count expires.

1 = Write Immediately. The MSINT counter is loaded once the CPU completes the write operation.

MSINT6-0 Milliseconds Count. Normal operation would use 1ms as the clock interval.

bits 6–0 MS Interrupt Interval =  $(1 + MSINT) \cdot (MSEC + 1) \cdot t_{CLK}$ 

#### **One Microsecond Register (USEC)**

	7	6	5	4	3	2	1	0	Reset Value
SFR FBh	0	0	FREQ5	FREQ4	FREQ3	FREQ2	FREQ1	FREQ0	03h

**FREQ5–0 Clock Frequency – 1.** This value + 1 divides the system clock to create a 1µs Clock.

bits 5–0 USEC = CLK/(FREQ + 1). This clock is used to set Flash write time. See FTCON (SFR EFh).

#### One Millisecond Low Register (MSECL)

	7	6	5	4	3	2	1	0	Reset Value
SFR FCh	MSECL7	MSECL6	MSECL5	MSECL4	MSECL3	MSECL2	MSECL1	MSECL0	9Fh

MSECL7-0One Millisecond Low. This value in combination with the next register is used to create a 1ms clock.bits 7-0 $1ms = (MSECH \cdot 256 + MSECL + 1) \cdot t_{CLK}$ . This clock is used to set Flash erase time. See FTCON (SFR EFh).

#### **One Millisecond High Register (MSECH)**

	7		6	5	4	3	2	1	0	Reset Value
SFR F	Dh MSEC	H7 MS	ECH6	MSECH5	MSECH4	MSECH3	MSECH2	MSECH1	MSECH0	0Fh

**MSECH7-0** One Millisecond High. This value in combination with the previous register is used to create a 1ms clock. bits 7–0  $1ms = (MSECH \cdot 256 + MSECL + 1) \cdot t_{CLK}$ .

#### One Hundred Millisecond Register (HMSEC)

	7	6	5	4	3	2	1	0	Reset Value
SFR FEh	HMSEC7	HMSEC6	HMSEC5	HMSEC4	HMSEC3	HMSEC2	HMSEC1	HMSEC0	63h

WRT Write Control. Determines whether to write the value immediately or wait until the current count is finished. Read = 0.

HMSEC7–0 One Hundred Millisecond. This clock divides the 1ms clock to create a 100ms clock.

bits 7–0  $100ms = (MSECH \bullet 256 + MSECL + 1) \bullet (HMSEC + 1) \bullet t_{CLK}$ .



# Watchdog Timer Register (WDTCON)

	7	6	5	4	3	2	1	0	Reset Value
SFR FFh	EWDT	DWDT	RWDT	WDCNT4	WDCNT3	WDCNT2	WDCNT1	WDCNT0	00h

### EWDT Enable Watchdog (R/W).

bit 7 Write 1/Write 0 sequence sets the Watchdog Enable Counting bit.

#### DWDT Disable Watchdog (R/W).

bit 6 Write 1/Write 0 sequence clears the Watchdog Enable Counting bit.

#### RWDT Reset Watchdog (R/W).

bit 5 Write 1/Write 0 sequence restarts the Watchdog Counter.

#### WDCNT4-0 Watchdog Count (R/W).

bits 4–0 Watchdog expires in (WDCNT + 1) • HMSEC to (WDCNT + 2) • HMSEC, if the sequence is not asserted. There is an uncertainty of 1 count.

**NOTE:** If HCR0.3 (EWDR) is set and the watchdog timer expires, a system reset is generated. If HCR0.3 (EWDR) is cleared and the watchdog timer expires, an interrupt is generated (see Table 7).

# **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
MSC1201Y2RHHR	ACTIVE	QFN	RHH	36	2500	TBD	CU SNPB	Level-1-235C-UNLIM
MSC1201Y2RHHT	ACTIVE	QFN	RHH	36	250	TBD	CU SNPB	Level-1-235C-UNLIM
MSC1201Y3RHHR	ACTIVE	QFN	RHH	36	2500	TBD	CU SNPB	Level-1-235C-UNLIM
MSC1201Y3RHHT	ACTIVE	QFN	RHH	36	250	TBD	CU SNPB	Level-1-235C-UNLIM
MSC1202Y2RHHR	ACTIVE	QFN	RHH	36	2500	TBD	CU SNPB	Level-1-235C-UNLIM
MSC1202Y2RHHT	ACTIVE	QFN	RHH	36	250	TBD	CU SNPB	Level-1-235C-UNLIM
MSC1202Y3RHHR	ACTIVE	QFN	RHH	36	2500	TBD	CU SNPB	Level-1-235C-UNLIM
MSC1202Y3RHHT	ACTIVE	QFN	RHH	36	250	TBD	CU SNPB	Level-1-235C-UNLIM

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.


Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **MECHANICAL DATA**



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) Package configuration.

🖄 The package thermal pad must be soldered to the board for thermal and mechanical performance.

- See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
- E. Falls within JEDEC MO-220.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated